feedback
Rate this webpage
Need
Support?

MC100E111: 5.0 V ECL 1:9 Differential Clock/Data Fanout Buffer

Datasheet: 5 V ECL 1:9 Differential Clock Driver
Rev. 17 (168kB)
Product Overview
»View Reliability Data
»View Material Composition
» Product Change Notification
The MC10E/100E111 is a low skew 1-to-9 differential driver, designed with clock distribution in mind. It accepts one signal input, which can be either differential or else single-ended if the VBB output is used. The signal is fanned out to 9 identical differential outputs. An enable input is also provided. A HIGH disables the device by forcing all Q outputs LOW and all Qbar outputs HIGH.

The device is specifically designed, modeled and produced with low skew as the key goal. Optimal design and layout serve to minimize gate to gate skew within-device, and empirical modeling is used to determine process control limits that ensure consistent tpd distributions from lot to lot. The net result is a dependable, guaranteed low skew device.

To ensure that the tight skew specification is met it is necessary that both sides of the differential output are terminated into 50 , even if only one side is being used. In most applications, all nine differential pairs will be used and therefore terminated. In the case where fewer than nine pairs are used, it is necessary to terminate at least the output pairs on the same package side (i.e. sharing the same VCCO ) as the pair(s) being used on that side, in order to maintain minimum skew. Failure to do this will result in small degradations of propagation delay (on the order of 10-20 ps) of the output(s) being used which, while not being catastrophic to most designs, will mean a loss of skew margin.

The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01 F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open.

The 100 Series contains temperature
Features
 
  • Guaranteed Skew Spec
  • Differential Design
  • VBB Output
  • PECL Mode Operating Range: VCC = 4.2 V to 5.7 V
    with VEE = 0 V
  • NECL Mode Operating Range: VCC = 0 V
    with VEE = -4.2 V to -5.7 V
  • Internal Input Pulldown Resistors
  • ESD Protection: > 3 KV HBM
  • Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
  • Moisture Sensitivity Level 1 (For Additional Information, see Application Note AND8003/D)
  • Flammability Rating: UL-94 code V-0 @ 1/8 inch, Oxygen Index 28 to 34
  • Transistor Count = 178 devices
  • Pb-Free Packages are Available
Availability & Samples
Specifications
Case Outlines
Product
Status
Compliance
Description
Package
MSL
Container
Budgetary Price/Unit
Type
Case Outline
Type
Temperature
Type
Qty.
MC100E111FNG Active
Pb-free
Halide free
MC100E111 PLCC-28 776-02 3 260 Tube 37 Contact Sales Office
MC100E111FNR2G Active
Pb-free
Halide free
MC100E111 PLCC-28 776-02 3 260 Tape and Reel 500 Contact Sales Office
Market Leadtime (weeks) : 13 to 16
Avnet   (2020-08-19 00:00) : <100
FutureElectronics   (2020-08-19 00:00) : <100
Market Leadtime (weeks) : 13 to 16

Product
Description
Pricing ($/Unit)
Compliance
Status
Type
Channels
Input / Output Ratio
Input Level
Output Level
VCC Typ (V)
tJitterRMS Typ (ps)
tskew(o-o) Max (ps)
tpd Typ (ns)
tR & tF Max (ps)
fmaxClock Typ (MHz)
fmaxData Typ (Mbps)
Package Type
MC100E111FNG  
Pb
H
 Active   
Buffer
1
1:9
ECL
ECL
5
<1
75
0.53
650
800
PLCC-28
MC100E111FNR2G  
Pb
H
 Active   
Buffer
1
1:9
ECL
ECL
5
<1
75
0.53
650
800
PLCC-28
Case Outlines
776-02   
Packages
MC100E111: 5.0 V ECL 1:9 Differential Clock/Data Fanout Buffer
Previously Viewed Products
Clear List

Your request has been submitted for approval.
Please allow 2-5 business days for a response.
You will receive an email when your request is approved.
Request for this document already exists and is waiting for approval.