Flip-Flops, Latches & Registers

Technical Documentation
The portfolio of Flip-Flops, Latches & Registers from ON Semiconductor includes high-performance differential D-type, Shift register, JK-type, and register devices with ECL, LVPECL, LVCMOS, LVTTL, CML, or LVDS logic level inputs and ECL/CML outputs. The ideal performance characteristics and features of the portfolio include Asynchronous Master Reset, Open Input Default State, Safety Clamp-on Inputs, Internal Input Pulldown Resistors, Moisture Sensitivity Level 1, ESD protection. These devices meet or exceed JEDEC Spec EIA/JESD78 IC Latchup Test. Applications include high-performance logic for automatic test equipment (ATE), test and measurement instrumentation, and networking..
Your request has been submitted for approval.
Please allow 2-5 business days for a response.
You will receive an email when your request is approved.
Request for this document already exists and is waiting for approval.