SP40: 40 nm Standard Cell ASIC

The onsemi SP40 standard cell family combines various standard cell, memory and I/O options to optimize speed, area and power performance for customer targets. The SP40 also offers wide variety of IP options to enable multiple applications.

Parameters

Feature

Up to 200 M logic gates and 350 M bits of SRAM

Technology definition: 40 nm

Power dissipation: 0.8 nW/MHz/gate (FO=0; VDD=1.0 V)

Junction temperature range: -40° C to 125° C

ESD protection 2,000 V HBM, 500 V CDM, 200 V MM

Latchup >200 mA @ 125° C

MLR (Multi Layer Reticles) available

Feature

Parameters

Excellent performance

  • 1250 MHz for an 18 x 18 Multiplier
  • 0.7 ns delay for a 1 k x 32 DPRAM
  • 0.9, 1.0, 1.1 V core operation
  • 1.5 V, 1.8 V, 2.5 V, 3.3 V I/O cells

More Details

Cost driven architecture

  • Up to 9 levels of metal (including RDLs)
  • Wire-bond packaging for small to medium I/O count devices
  • Flip-chip packaging for larger I/O count devices or for high performance applications

More Details

Standard cell library

  • General purpose and low power technology
  • Multiple track sizes
  • Various supply voltage for voltage island
  • Several Vt options

More Details

I/O cell options

  • GPIO
  • Transceiver: PCI, I2C, LVDS, SSTL, HSTL, PECL, MII, CML
  • Tall, short, in-line, staggered, area I/O

More Details

Memory support

  • Synchronous single port, dual port, register file, ROM
  • OTP and e-fuse
  • SRAM repair feature for high yield
  • In-system memory BIST
  • Optional flash and DRAM

More Details

Memory interface

  • DDR1, 2 and 3 interface
  • mDDR interface
  • SD card interface
  • PCMCIA

More Details

Communication interface

  • PCIe Gen1, 2 and 3
  • XAUI, SATA
  • USB1, 2 and 3
  • MIPI M-PHY and D-PHY
  • HDMI 1.3 and 1.4

More Details

ARM processor family

  • ARM Classic (7,9,11), M Series, A Series, R Series
  • APB, AHB, AXI interface
  • Other processor

More Details

Analog cell

  • Data converter (ADC, DAC)
  • Amplifier
  • Comparator
  • Power management (Regulator)
  • Timing block(PLL)

More Details

Low power

  • Integrated gated clock
  • Multi Vt optimization
  • Voltage island
  • Power gate leakage reduction

More Details

Extensive packaging capabilities

  • 0.5 mm to 1.27 mm pitch BGAs
  • CSPs, QFPs, QFNs, TQFPs, PLCCs, LCCs, JLCCs
  • Stacked packages with flash, DRAM
  • Burn-in capability as required

More Details

FPGA conversion specific memory features

  • Output register mode, shift register mode, FIFO mode
  • Xilinx read before write and no change mode
  • Altera MRAM size

More Details

Extensive DFT methodology

  • At speed DFT implementation
  • In-system memory BIST and logic BIST
  • IEEE1149* standard
  • DFM and DFQ targeted DFT approach

More Details

1-5 of 13

Products per page

Jump to :

Applications

SP40 targets low to high volume digital ASIC products in the Military and Aerospace, Industrial, Networking & Telecommunications, Computing and Consumer markets. The high performance capabilities of the process make SP40 ideal for high speed applications including high performance ARM processor, Memory interface, Communication interface and Analog cells. Combined with support for a rich family of IP, SP40 supports applications in military munitions, radar systems, avionics, secure communications, wireless infrastructure, industrial controls, printers and infotainment. The onsemi RTL signoff, netlist hand-off and optional Spec handoff flows provide quick and seamless access for SP40 designs.

Application
Targeted Quality Standards

SP40 offers manufacturing options that includes ITAR and DO-254 support and meets the specific quality standards needed to support military and aerospace applications.

Application
Second Source for Existing Products

The ASIC-to-ASIC conversion capability from onsemi allows SP40 to be a cost-effective alternative supply for existing high-volume products.

Application
FPGA Prototype Designs

Based on the extensive experience of onsemi with FPGA conversions, ASIC designs prototyped in FPGAs, or those which are partially prototyped or partitioned between FPGAs and other devices such as DDR, SerDes, or USB interfaces can be integrated into a single SP40 device.

Application
FPGA Conversion

The SP40 product roadmap will be expanded to offer support for 0.9~1.1 V FPGA devices, including:

  • Full I/O
  • Memory feature compatibility
  • DLL/PLL equivalence
  • System IP enablement

Design Flow

onsemi ASICs are supported on leading third-party software platforms:

Software
Mentor Graphics™
Software
Synopsys®
Software
Cadence®

The onsemi design flow integrates leading third-party design tools with ON Semiconductor proprietary tools to offer a flexible design interface for mid-range ASIC designs with RTL sign-off, ASIC netlists for ASIC-to-ASIC conversion and FPGA designs for FPGA-to-ASIC conversion. The ON Semiconductor software support methodology ensures a tight, well-coupled flow from design to production. The dedicated, experienced engineering staff from ON Semiconductor can assist at any step of the design process.

Your request has been submitted for approval.
Please allow 2-5 business days for a response.
You will receive an email when your request is approved.
Request for this document already exists and is waiting for approval.