|
|
|
|
|
|
-3.3 V / -5 V Differential ECL to +3.3 V LVTTL Translator
|
MC100EPT25/D (160kB) |
17 |
Aug, 2016 |
|
2 x 2 Crosspoint Switch, Dual, 3.3 V, 3.2 Gb / s, with CML Outputs
|
NB4N840M/D (102kB) |
5 |
Aug, 2014 |
|
2.5 V / 3.3 V Any Level Positive Input to -3.3 V/-5.5 V NECL
|
MC100EP91/D (175kB) |
7 |
Mar, 2021 |
|
2.5V 1:5 Dual Differential LVDS Clock Driver
|
MC100EP210S/D (138.0kB) |
10 |
Jun, 2011 |
|
2.5V/3.3V/5V ECL Differential Receiver/Driver with Oscillator Gain Stage and Enabled High Gain Outputs
|
NBLVEP16VR/D (347.0kB) |
4 |
|
|
3.3 V / 5 V 2-Input Differential AND/NAND
|
MC10EP05/D (184kB) |
11 |
Apr, 2021 |
|
3.3 V / 5 V Differential 2-Input XOR/XNOR
|
MC10EP08/D (172kB) |
8 |
Apr, 2021 |
|
3.3 V / 5 V ECL 1:2 Differential Fanout Buffer
|
MC10EP11/D (185kB) |
12 |
May, 2021 |
|
3.3 V / 5 V ECL 4-Input OR/NOR
|
MC10EP01/D (174kB) |
11 |
Mar, 2021 |
|
3.3 V / 5 V ECL Differential Data and Clock D Flip Flop
|
MC10EP52/D (183kB) |
9 |
Apr, 2021 |
|
3.3 V / 5 V ECL Differential Receiver/Driver
|
MC10EP16/D (188kB) |
8 |
May, 2021 |
|
3.3 V / 5 V ECL Divide by 2 Divider
|
MC10EP32/D (191kB) |
13 |
Apr, 2021 |
|
3.3 V / 5 V ECL Divide by 2/4, Divide by 4/5/6 Clock Generation Chip
|
MC10EP139/D (212kB) |
15 |
Apr, 2021 |
3.3 V / 5 V ECL Divide by 4 Divider
 |
MC10EP33/D (186kB) |
12 |
Jun, 2021 |
|
3.3 V 1:2 Fanout Differential LVPECL/LVDS to LVTTL Translator
|
MC100EPT26/D (159kB) |
17 |
Aug, 2016 |
|
3.3 V 2.5 Gb/s Multi Level Clock/Data Input to CML Receiver/ Buffer/ Translator
|
NB4N11M/D (223.0kB) |
3 |
May, 2021 |
|
3.3 V AnyLevel Receiver to CML Driver/Translator with Input Hysteresis - 2.0 GHz Clock / 2.5 Gb/s Data
|
NB4N316M/D (153kB) |
6 |
Jul, 2016 |
|
3.3 V Dual Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator
|
MC100EPT23/D (157kB) |
19 |
Aug, 2016 |
|
3.3 V ECL Programmable Delay Chip
|
MC100EP195/D (166kB) |
20 |
Jun, 2021 |
|
3.3 V ECL Programmable Delay Chip
|
MC100EP195B/D (141kB) |
3 |
Mar, 2021 |
|
3.3 V ECL Programmable Delay Chip With FTUNE
|
MC100EP196B/D (159kB) |
2 |
|
|
3.3 V LVTTL/LVCMOS to Differential LVPECL Translator
|
MC10EPT20/D (162kB) |
13 |
Apr, 2021 |
|
3.3 V/5 V ECL Quad 4-Input OR/NOR
|
MC100EP101/D (114kB) |
12 |
Apr, 2021 |
|
3.3 V/5 V ECL Quad Differential Driver/Receiver
|
MC10EP17/D (120kB) |
11 |
Apr, 2021 |
|
3.3 V/5 V Hex Differential Line Receiver/Driver
|
MC100EP116/D (116kB) |
12 |
Apr, 2021 |
|
3.3 V/5 V ECL 8-Bit Serial/Parallel Converter
|
MC100EP445/D (154kB) |
17 |
Apr, 2021 |
|
3.3 V/5 V ECL 9-Bit Shift Register
|
MC100EP142/D (129kB) |
19 |
Apr, 2021 |
|
3.3 V 2:1:9 Differential HSTL/PECL/LVDS to HSTL Clock Driver with LVTTL Clock Select and Enable
|
MC100EP809/D (106kB) |
11 |
Mar, 2021 |
|
3.3 V LVTTL/LVCMOS to LVPECL Translator
|
MC100EPT622/D (196kB) |
7 |
Mar, 2021 |
|
3.3V / 5V 1:5 Differential ECL/PECL/HSTL Clock Driver
|
MC100EP14/D (85kB) |
7 |
Apr, 2014 |
|
3.3V / 5V ECL 6-Bit Differential Register with Master Reset
|
MC10EP451/D (108kB) |
11 |
Apr, 2021 |
|
3.3V / 5V ECL 8-Bit Synchronous Binary Up Counter
|
MC10EP016/D (189.0kB) |
12 |
|
|
3.3V / 5V ECL Coaxial Cable Driver
|
MC10EP89/D (114.0kB) |
8 |
Apr, 2021 |
|
3.3V / 5V ECL D Flip-Flop with Reset and Differential Clock
|
MC10EP51/D (150.0kB) |
11 |
Apr, 2021 |
|
3.3V / 5V ECL Dual Differential 2:1 Multiplexer
|
MC10EP56/D (121kB) |
18 |
Apr, 2021 |
|
3.3V / 5V ECL Dual Differential Data and Clock D Flip-Flop With Set and Reset
|
MC10EP29/D (105kB) |
10 |
Apr, 2021 |
|
3.3V / 5V ECL Quad 2-Input Differential AND/NAND
|
MC10EP105/D (160.0kB) |
12 |
Apr, 2021 |
|
3.3V / 5V ECL Quad D Flip Flop with Set, Reset, and Differential Clock
|
MC10EP131/D (164.0kB) |
11 |
Apr, 2021 |
|
3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator
|
MC100EPT21/D (127.0kB) |
22 |
Sep, 2012 |
|
3.3V ECL 8-Bit Synchronous Binary Up Counter
|
MC100EP016A/D (132kB) |
9 |
Mar, 2008 |
|
3.3V ECL Programmable Delay Chip with FTUNE
|
MC100EP196/D (145kB) |
16 |
Jun, 2014 |
|
3.3V/5V ECL 4:1 Differential Multiplexer
|
MC10EP57/D (107kB) |
13 |
Apr, 2014 |
|
3.3 V/5 V ECL 2:1 Multiplexer
|
MC100EP58/D (104kB) |
9 |
Apr, 2021 |
|
3.3 V/5 V ECL D Flip‐Flop with Set and Reset
|
MC100EP31/D (109kB) |
12 |
Apr, 2021 |
|
3.3 V/5 V ECL Differential Receiver/Driver with High Gain
|
MC100EP16VA/D (196kB) |
12 |
Apr, 2021 |
|
3.3 V/5 V ECL Differential Receiver/Driver with High Gain and Enable Output
|
MC100EP16VC/D (201kB) |
9 |
Mar, 2021 |
|
3.3 V/5 V ECL Differential Receiver/Driver with High and Low Gain
|
MC100EP16VB/D (194kB) |
9 |
Mar, 2021 |
|
3.3 V/5 V ECL Differential Receiver/Driver with Internal Termination
|
MC100EP16T/D (110kB) |
8 |
Apr, 2021 |
|
3.3 V/5 V ECL JK Flip‐Flop
|
MC100EP35/D (105kB) |
9 |
Apr, 2021 |
|
3.3 V LVTTL/LVCMOS to Differential LVECL Translator
|
MC100EPT24/D (159kB) |
10 |
Aug, 2016 |
