CS51033

Fast P-Ch FET Buck Controller

The CS51033 is a switching controller for use in DC–DC converters. It can be used in the buck topology with a minimum number of external components. The CS51033 consists of a 1.0 A power driver for controlling the gate of a discrete P–Channel transistor, fixed frequency oscillator, short circuit protection timer, programmable Soft–Start, precision reference, fast output voltage monitoring comparator, and output stage driver logic with latch.

The high frequency oscillator allows the use of small inductors and output capacitors, minimizing PC board area and systems cost. The programmable Soft–Start reduces current surges at start up. The short circuit protection timer significantly reduces the P–Ch FET duty cycle to approximately 1/30 of its normal cycle during short circuit conditions.

Features

• 1.0 A Totem Pole Output Driver
• High Speed Oscillator (700 kHz max)
• No Stability Compensation Required
• Lossless Short Circuit Protection
• 2.0% Precision Reference
• Programmable Soft–Start
• Wide Ambient Temperature Range:
  ♦ Industrial Grade: −40°C to 85°C
  ♦ Commercial Grade: 0°C to 70°C
• Pb–Free Packages are Available

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.
Figure 1. Typical Application Diagram

MAXIMUM RATINGS

<table>
<thead>
<tr>
<th>Rating</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Supply Voltage, VCC</td>
<td>5.0</td>
<td>V</td>
</tr>
<tr>
<td>Driver Supply Voltage, VC</td>
<td>20</td>
<td>V</td>
</tr>
<tr>
<td>Driver Output Voltage, VGATE</td>
<td>20</td>
<td>V</td>
</tr>
<tr>
<td>COsc, CS, VFB (Logic Pins)</td>
<td>5.0</td>
<td>V</td>
</tr>
<tr>
<td>Peak Output Current</td>
<td>1.0</td>
<td>A</td>
</tr>
<tr>
<td>Steady State Output Current</td>
<td>200</td>
<td>mA</td>
</tr>
<tr>
<td>Operating Junction Temperature, TJ</td>
<td>150</td>
<td>°C</td>
</tr>
<tr>
<td>Storage Temperature Range, TS</td>
<td>−65 to 150</td>
<td>°C</td>
</tr>
<tr>
<td>ESD (Human Body Model)</td>
<td>2.0</td>
<td>kV</td>
</tr>
<tr>
<td>Package Thermal Resistance, RJC</td>
<td>45</td>
<td>°C/W</td>
</tr>
<tr>
<td>Junction-to-Ambient, RJA</td>
<td>165</td>
<td>°C/W</td>
</tr>
<tr>
<td>Lead Temperature Soldering:</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reflow (SMD styles only) (Note 1)</td>
<td>230</td>
<td>peak</td>
</tr>
</tbody>
</table>

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. 60 sec. max above 183°C.
## ELECTRICAL CHARACTERISTICS

(Specifications apply for $3.135 \leq V_{CC} \leq 3.465$, $3.0 \leq V_C \leq 16$ V;
Industrial Grade: $-40°C < T_A < 85°C$; $-40°C < T_J < 125°C$; Commercial Grade: $0°C < T_A < 70°C$; $0°C < T_J < 125°C$, unless otherwise specified.)

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Test Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Oscillator</strong></td>
<td>$V_{FB} = 1.2$ V</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Frequency</td>
<td>$C_{OSC} = 470 \mu F$</td>
<td>160</td>
<td>200</td>
<td>240</td>
<td>kHz</td>
</tr>
<tr>
<td>Charge Current</td>
<td>$1.4 V &lt; V_{OSC} &lt; 2.0 V$</td>
<td>–</td>
<td>110</td>
<td>–</td>
<td>(\mu A)</td>
</tr>
<tr>
<td>Discharge Current</td>
<td>$2.7 V &gt; V_{OSC} &gt; 2.0 V$</td>
<td>–</td>
<td>660</td>
<td>–</td>
<td>(\mu A)</td>
</tr>
<tr>
<td>Maximum Duty Cycle</td>
<td>$1 - (t_{OFF}/t_{ON})$</td>
<td>80.0</td>
<td>83.3</td>
<td>–</td>
<td>%</td>
</tr>
<tr>
<td><strong>Short Circuit Timer</strong></td>
<td>$V_{FB} = 1.0$ V; $CS = 0.1 \mu F$; $V_{OSC} = 2.0$ V</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Charge Current</td>
<td>$1.0 V &lt; V_{CS} &lt; 2.0 V$</td>
<td>175</td>
<td>264</td>
<td>325</td>
<td>(\mu A)</td>
</tr>
<tr>
<td>Fast Discharge Current</td>
<td>$2.55 V &gt; V_{CS} &gt; 2.4 V$</td>
<td>40</td>
<td>66</td>
<td>80</td>
<td>(\mu A)</td>
</tr>
<tr>
<td>Slow Discharge Current</td>
<td>$2.4 V &gt; V_{CS} &gt; 1.5 V$</td>
<td>4.0</td>
<td>6.0</td>
<td>10</td>
<td>(\mu A)</td>
</tr>
<tr>
<td>Start Fault Inhibit Time</td>
<td>–</td>
<td>0.70</td>
<td>0.85</td>
<td>1.40</td>
<td>ms</td>
</tr>
<tr>
<td>Valid Fault Time</td>
<td>$2.6 V &gt; V_{CS} &gt; 2.4 V$</td>
<td>0.2</td>
<td>0.3</td>
<td>0.45</td>
<td>ms</td>
</tr>
<tr>
<td>GATE Inhibit Time</td>
<td>$2.4 V &gt; V_{CS} &gt; 1.5 V$</td>
<td>9.0</td>
<td>15</td>
<td>23</td>
<td>ms</td>
</tr>
<tr>
<td>Duty Cycle</td>
<td>–</td>
<td>2.5</td>
<td>3.1</td>
<td>4.6</td>
<td>%</td>
</tr>
<tr>
<td><strong>CS Comparator</strong></td>
<td>$V_{FB} = 1.0$ V</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fault Enable CS Voltage</td>
<td>–</td>
<td>–</td>
<td>2.5</td>
<td>–</td>
<td>V</td>
</tr>
<tr>
<td>Max CS Voltage</td>
<td>$V_{FB} = 1.5$ V</td>
<td>–</td>
<td>2.6</td>
<td>–</td>
<td>V</td>
</tr>
<tr>
<td>Fault Detect Voltage</td>
<td>$V_{CS}$ when GATE goes high</td>
<td>–</td>
<td>2.4</td>
<td>–</td>
<td>V</td>
</tr>
<tr>
<td>Fault Inhibit Voltage</td>
<td>Minimum $V_{CS}$</td>
<td>–</td>
<td>1.5</td>
<td>–</td>
<td>V</td>
</tr>
<tr>
<td>Hold Off Release Voltage</td>
<td>$V_{FB} = 0$ V</td>
<td>0.4</td>
<td>0.7</td>
<td>1.0</td>
<td>V</td>
</tr>
<tr>
<td>Regulator Threshold Voltage Clamp</td>
<td>$V_{CS} = 1.5$ V</td>
<td>0.725</td>
<td>0.866</td>
<td>1.035</td>
<td>V</td>
</tr>
<tr>
<td><strong>$V_{FB}$ Comparators</strong></td>
<td>$V_{OSC} = V_{CS} = 2.0$ V</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Regulator Threshold Voltage</td>
<td>$T_J = 25°C$ (Note 2)</td>
<td>1.225</td>
<td>1.250</td>
<td>1.275</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$T_J = -40$ to 125°C</td>
<td>1.210</td>
<td>1.250</td>
<td>1.290</td>
<td>V</td>
</tr>
<tr>
<td>Fault Threshold Voltage</td>
<td>$T_J = 25°C$ (Note 2)</td>
<td>1.12</td>
<td>1.15</td>
<td>1.17</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$T_J = -40$ to 125°C</td>
<td>1.10</td>
<td>1.15</td>
<td>1.19</td>
<td>V</td>
</tr>
<tr>
<td>Threshold Line Regulation</td>
<td>$3.135 V \leq V_{CC} \leq 3.465$</td>
<td>–</td>
<td>6.0</td>
<td>15</td>
<td>mV</td>
</tr>
<tr>
<td>Input Bias Current</td>
<td>$V_{FB} = 0$ V</td>
<td>–</td>
<td>1.0</td>
<td>4.0</td>
<td>(\mu A)</td>
</tr>
<tr>
<td>Voltage Tracking</td>
<td>(Regulator Threshold – Fault Threshold Voltage)</td>
<td>70</td>
<td>100</td>
<td>120</td>
<td>mV</td>
</tr>
<tr>
<td>Input Hysteresis Voltage</td>
<td>–</td>
<td>–</td>
<td>4.0</td>
<td>20</td>
<td>mV</td>
</tr>
<tr>
<td><strong>Power Stage</strong></td>
<td>$V_C = 10$ V; $V_{FB} = 1.2$ V</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GATE DC Low Saturation Voltage</td>
<td>$V_{OSC} = 1.0$ V; 200 mA Sink</td>
<td>–</td>
<td>1.2</td>
<td>1.5</td>
<td>V</td>
</tr>
<tr>
<td>GATE DC High Saturation Voltage</td>
<td>$V_{OSC} = 2.7$ V; 200 mA Source; $V_C = V_{GATE}$</td>
<td>–</td>
<td>1.5</td>
<td>2.1</td>
<td>V</td>
</tr>
<tr>
<td>Rise Time</td>
<td>$C_{GATE} = 1.0$ nF; $1.5 V &lt; V_{GATE} &lt; 9.0 V$</td>
<td>–</td>
<td>25</td>
<td>60</td>
<td>ns</td>
</tr>
<tr>
<td>Fall Time</td>
<td>$C_{GATE} = 1.0$ nF; $9.0 V &gt; V_{GATE} &gt; 1.5 V$</td>
<td>–</td>
<td>25</td>
<td>60</td>
<td>ns</td>
</tr>
</tbody>
</table>

### Current Drain

- $I_{CC}$: $3.135 V < V_{CC} < 3.465$ V, Gate switching
  - Min: 3.5 mA, Typ: 6.0 mA
- $I_C$: $3.0 V < V_C < 16$ V, Gate non–switching
  - Min: 2.7 mA, Typ: 4.0 mA

2. Guaranteed by design, not 100% tested in production.
## PACKAGE PIN DESCRIPTION

<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Pin Symbol</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>( V_{GATE} )</td>
<td>Driver pin to gate of external P-Ch FET.</td>
</tr>
<tr>
<td>2</td>
<td>PGND</td>
<td>Output power stage ground connection.</td>
</tr>
<tr>
<td>3</td>
<td>( C_{OSC} )</td>
<td>Oscillator frequency programming capacitor.</td>
</tr>
<tr>
<td>4</td>
<td>GND</td>
<td>Logic ground.</td>
</tr>
<tr>
<td>5</td>
<td>( V_{FB} )</td>
<td>Feedback voltage input.</td>
</tr>
<tr>
<td>6</td>
<td>( V_{CC} )</td>
<td>Logic supply voltage.</td>
</tr>
<tr>
<td>7</td>
<td>CS</td>
<td>Soft−Start and fault timing capacitor.</td>
</tr>
<tr>
<td>8</td>
<td>( V_C )</td>
<td>Driver supply voltage.</td>
</tr>
</tbody>
</table>

---

**Figure 2. Block Diagram**
THEORY OF OPERATION

Control Scheme

The CS51033 monitors the output voltage to determine when to turn on the P−Ch FET. If \( V_{FB} \) falls below the internal reference voltage of 1.25 V during the oscillator’s charge cycle, the P−Ch FET is turned on and remains on for the duration of the charge time. The P−Ch FET gets turned off and remains off during the oscillator’s discharge cycle time with the maximum duty cycle to 80%. It requires 7.0 mV typical, and 20 mV maximum ripple on the \( V_{FB} \) pin to operate. This method of control does not require any loop stability compensation.

Startup

The CS51033 has an externally programmable Soft−Start feature that allows the output voltage to come up slowly, preventing voltage overshoot on the output.

At startup, the voltage on all pins is zero. As \( V_{CC} \) rises, the \( V_C \) voltage along with the internal resistor \( R_G \) keeps the P−Ch FET off. As \( V_{CC} \) and \( V_C \) continue to rise, the oscillator capacitor (\( C_{OSC} \)) and the Soft−Start/Fault Timing capacitor (\( C_{S} \)) charges via internal current sources. \( C_{OSC} \) gets charged by the current source \( I_C \) and \( C_{S} \) gets charged by the \( I_T \) source combination described by:

\[
\frac{I_{CS}}{I_T} = 55 + \frac{I_T}{5}
\]

The internal Holdoff Comparator ensures that the external P−Ch FET is off until \( V_{CS} > 0.7 \) V, preventing the GATE flip−flop (F2) from being set. This allows the oscillator to reach its operating frequency before enabling the drive output. Soft−Start is obtained by clamping the \( V_{FB} \) comparator’s (A6) reference input to approximately 1/2 of the voltage at the \( CS \) pin during startup, permitting the control loop and the output voltage to slowly increase. Once the \( CS \) pin charges above the Holdoff Comparator trip point of 0.7 V, the low feedback to the \( V_{FB} \) Comparator sets the GATE flip−flop during \( C_{OSC} \)’s charge cycle. Once the GATE flip−flop is set, \( V_{GATE} \) goes low and turns on the P−Ch FET. When \( V_{CS} \) exceeds 2.4 V, the CS charge sense comparator (A4) sets the \( V_{FB} \) comparator reference to 1.25 V completing the startup cycle.

Lossless Short Circuit Protection

The CS51033 has “lossless” short circuit protection since there is no current sense resistor required. When the voltage at the \( CS \) pin (the fault timing capacitor voltage ) reaches 2.5 V, the fault timing circuitry is enabled. During normal operation the \( CS \) voltage is 2.6 V. During a short circuit or a transient condition, the output voltage moves lower and the voltage at \( V_{FB} \) drops. If \( V_{FB} \) drops below 1.15 V, the output of the fault comparator goes high and the CS51033 goes into a fast discharge mode. The fault timing capacitor, \( CS \), discharges to 2.4 V. If the \( V_{FB} \) voltage is still below 1.15 V when the \( CS \) pin reaches 2.4 V, a valid fault condition has been detected. The slow discharge comparator output goes high and enables gate G5 which sets the slow discharge flip−flop. The \( V_{GATE} \) flip−flop resets and the output switch is turned off. The fault timing capacitor is slowly discharged to 1.5 V. The CS51033 then enters a normal startup routine. If the fault is still present when the fault timing capacitor voltage reaches 2.5 V, the fast and slow discharge cycles repeat as shown in Figure 3.

If the \( V_{FB} \) voltage is above 1.15 V when \( CS \) reaches 2.4 V a fault condition is not detected, normal operation resumes and \( CS \) charges back to 2.6 V. This reduces the chance of erroneously detecting a load transient as a fault condition.

--

Figure 3. Voltage on Start Capacitor (\( V_{CS} \)), the Gate (\( V_{GATE} \)), and in the Feedback Loop (\( V_{FB} \)). During Startup, Normal and Fault Conditions
Buck Regulator Operation

A block diagram of a typical buck regulator is shown in Figure 4. If we assume that the output transistor is initially off, and the system is in discontinuous operation, the inductor current $I_L$ is zero and the output voltage is at its nominal value. The current drawn by the load is supplied by the output capacitor $C_O$. When the voltage across $C_O$ drops below the threshold established by the feedback resistors $R_1$ and $R_2$ and the reference voltage $V_{REF}$, the power transistor $Q_1$ switches on and current flows through the inductor to the output. The inductor current rises at a rate determined by $(V_{IN} - V_{OUT})/\text{Load}$. The duty cycle (or “on” time) for the CS51033 is limited to 80%. If output voltage remains higher than nominal during the entire $C_{OSC}$ change time, the $Q_1$ does not turn on, skipping the pulse.

![Figure 4. Buck Regulator Block Diagram](image)

Charge Pump Circuit

(Refer to the CS51033 Application Diagram on page 2).

An external charge pump circuit is necessary when the $V_C$ input voltage is below 5.0 V to ensure that there is sufficient gate drive voltage for the external FET. When $V_{IN}$ is applied, capacitors $C_1$ and $C_2$ will be charged to a diodes drop below $V_{IN}$ via diodes $D_2$ and $D_4$, respectively. When the P-Ch FET turns on, its drain voltage will be approximately equal to $V_{IN}$. Since the voltage across $C_1$ can not change instantaneously, $D_2$ is reverse biased and the anode voltage rises to approximately $2.0 \times 3.3 \text{ V} - V_{D2}$. $C_1$ transfers some of its stored charge $C_2$ via $D_3$. After several cycles there is sufficient gate drive voltage.
APPLICATIONS INFORMATION

DESIGNING A POWER SUPPLY WITH THE CS51033

Specifications
- \( V_{IN} = 3.3 \text{ V} \pm 10\% \) (i.e. 3.63 \text{ V max.}, 2.97 \text{ V min.})
- \( V_{OUT} = 1.5 \text{ V} \pm 2.0\% \)
- \( I_{OUT} = 0.3 \text{ A} \) to 3.0 \( \text{ A} \)
- Output ripple voltage < 33 mV.
- \( F_{SW} = 200 \) kHz

1) Duty Cycle Estimates
Since the maximum duty cycle \( D \) of the CS51033 is limited to 80\% min., it is best to estimate the duty cycle for the various input conditions to see that the design will work over the complete operating range.

The duty cycle for a buck regulator operating in a continuous conduction mode is given by:

\[
D = \frac{V_{OUT} + V_D}{V_{IN} - V_{SAT}}
\]

where:
\( V_{SAT} = R_{DS(ON)} \times I_{OUT} \) Max.

In this case we can assume that \( V_D = 0.6 \text{ V} \) and \( V_{SAT} = 0.6 \text{ V} \) so the equation reduces to:

\[
D = \frac{V_{OUT}}{V_{IN}}
\]

From this, the maximum duty cycle \( D_{MAX} \) is 53\%, this occurs when \( V_{IN} \) is at its minimum while the minimum duty cycle \( D_{MIN} \) is 0.35\%.

2) Switching Frequency and On and Off Time Calculations
\( F_{SW} = 200 \) kHz. The switching frequency is determined by \( \text{COSC} \), whose value is determined by:

\[
\text{COSC} = \frac{95}{F_{SW} \times \left(1 - \left(\frac{F_{SW}}{3 \times 10^3}\right)^2\right)} = 470 \text{ pF}
\]

\[
T = \frac{1.0}{F_{SW}} = 5.0 \mu\text{s}
\]

\[
T_{ON(MAX)} = 5.0 \mu\text{s} \times 0.53 = 2.65 \mu\text{s}
\]

\[
T_{ON(MIN)} = 5.0 \mu\text{s} \times 0.35 = 1.75 \mu\text{s}
\]

\[
T_{OFF(MAX)} = 5.0 \mu\text{s} - 0.7 \mu\text{s} = 4.3 \mu\text{s}
\]

3) Inductor Selection
Pick the inductor value to maintain continuous mode operation down to 0.3 \( \text{Amps} \).

The ripple current \( \Delta I = 2 \times I_{OUT(MIN)} = 2 \times 0.3 \text{ A} = 0.6 \text{ A} \).

\[
L_{MIN} = \frac{V_{OUT} + V_D \times T_{OFF(MAX)}}{\Delta I} = \frac{2.1 \text{ V} \times 4.3 \mu\text{s}}{0.6 \text{ A}} = 15 \mu\text{H}
\]

The CS51033 will operate with almost any value of inductor. With larger inductors the ripple current is reduced and the regulator will remain in a continuous conduction mode for lower values of load current. A smaller inductor will result in larger ripple current. The core must not saturate with the maximum expected current, here given by:

\[
I_{MAX} = \frac{I_{OUT} + \Delta I}{2.0} = 3.0 \text{ A} + 0.6 \text{ A}/2.0 = 3.3 \text{ A}
\]

4) Output Capacitor
The output capacitor limits the output ripple voltage. The CS51033 needs a maximum of 15 mV of output ripple for the feedback comparator to change state. If we assume that all the inductor ripple current flows through the output capacitor and that it is an ideal capacitor (i.e. zero ESR), the minimum capacitance needed to limit the output ripple to 50 mV peak–to–peak is given by:

\[
C_O = \frac{\Delta V}{8.0 \times F_{SW} \times \Delta I}
\]

\[
= \frac{0.6 \text{ A}}{8.0 \times (200 \times 10^3 \text{ Hz}) \times (33 \times 10^{-3} \text{ V})} = 11.4 \mu\text{F}
\]

The minimum ESR needed to limit the output voltage ripple to 50 mV peak–to–peak is:

\[
\text{ESR} = \frac{\Delta V}{\Delta I} = \frac{50 \times 10^{-3}}{0.6 \text{ A}} = 55 \text{ m}\Omega
\]

The output capacitor should be chosen so that its ESR is at least half of the calculated value and the capacitance is at least ten times the calculated value. It is often advisable to use several capacitors in parallel to reduce ESR.

Low impedance aluminum electrolytic, tantalum or organic semiconductor capacitors are a good choice for an output capacitor. Low impedance aluminum are the cheapest but are not available in surface mount at present. Solid tantalum chip capacitors are available from a number of suppliers and offer the best choice for surface mount applications. The capacitor working voltage should be greater than the output voltage in all cases.

5) \( V_{FB} \) Divider

\[
V_{OUT} = 1.25 \text{ V} \left(\frac{R_1 + R_2}{R_2}\right) = 1.25 \text{ V} \left(\frac{1.0}{R_2}\right)
\]

The input bias current to the comparator is 4.0 \( \mu\text{A} \). The resistor divider current should be considerably higher than this to ensure that there is sufficient bias current. If we choose the divider current to be at least 250 times the bias current this gives a divider current of 1.0 m\( \text{A} \) and simplifies the calculations.

\[
\frac{1.5 \text{ V}}{1.0 \text{ mA}} = R_1 + R_2 = 1.5 \text{ k}\Omega
\]

Let \( R_2 = 1.0 \text{ k}\Omega \). Rearranging the divider equation gives:

\[
R_1 = R_2 \left(\frac{V_{OUT}}{1.25} - 1.0\right) = 1.0 \text{ k}\Omega \left(\frac{1.5 \text{ V}}{1.25}\right) = 200 \Omega
\]

http://onsemi.com
6) Divider Bypass Capacitor CRR

Since the feedback resistors divide the output voltage by a factor of 4.0, i.e., 5.0 V/1.25 V = 4.0, it follows that the output ripple is also divided by four. This would require that the output ripple be at least 60 mV (4.0 × 15 mV) to trip the feedback comparator. We use a capacitor CRR to act as an AC short so that the output ripple is not attenuated by the divider network. The ripple voltage frequency is equal to the switching frequency so we choose CRR so that:

\[
X_C = \frac{1.0}{2\pi f_C}
\]

is negligible at the switching frequency.

In this case FSW is 200 kHz if we allow X = 3.0 Ω then:

\[
C = \frac{1.0}{2\pi f_3} = 0.265 \mu F
\]

7) Soft−Start and Fault Timing Capacitor CS

CS performs several important functions. First it provides a dead time for load transients so that the IC does not enter a fault mode every time the load changes abruptly. Secondly it disables the fault circuitry during startup, it also provides Soft−Start by clamping the reference voltage during startup to rise slowly and finally it controls the hiccup short circuit protection circuitry. This function reduces the P−Ch FET’s duty cycle to 2.0% of the CS period.

The most important consideration in calculating CS is that its voltage does not reach 2.5 V (the voltage at which the fault detect circuitry is enabled) before VFB reaches 1.15 V otherwise the power supply will never start.

If the VFB pin reaches 1.15 V, the fault timing comparator will discharge CS and the supply will not start. For the VFB voltage to reach 1.15 V the output voltage must be at least

\[
4 \times 1.15 = 4.6 V.
\]

If we choose an arbitrary startup time of 200 μs, we calculate the value of CS from:

\[
T = \frac{CS \times 2.5 V}{IC_{CHARGE}}
\]

\[
CS(MIN) = \frac{200 \mu s \times 264 \mu A}{2.5 V} = 0.02 \mu F
\]

Use 0.1 μF.

The fault time out time is the sum of the slow discharge time the fast discharge time and the recharge time and is obviously dominated by the slow discharge time.

The first parameter is the slow discharge time, it is the time for the CS capacitor to discharge from 2.4 V to 1.5 V and is given by:

\[
T_{SLOWDISCHARGE} = \frac{CS \times (2.4 V - 1.5 V)}{I_{DISCHARGE}}
\]

where \(I_{DISCHARGE}\) is 6.0 μA typical.

\[
T_{SLOWDISCHARGE} = CS \times 1.5 V \times 10^5
\]

The fast discharge time occurs when a fault is first detected. The CS capacitor is discharged from 2.5 V to 2.4 V.

\[
T_{FASTDISCHARGE} = \frac{CS \times (2.5 V - 2.4 V)}{I_{FASTDISCHARGE}}
\]

where \(I_{FASTDISCHARGE}\) is 66 μA typical.

\[
T_{FASTDISCHARGE} = CS \times 1515
\]

The recharge time is the time for CS to charge from 1.5 V to 2.5 V.

\[
T_{CHARGE} = \frac{CS \times (2.5 V - 1.5 V)}{I_{CHARGE}}
\]

where \(I_{CHARGE}\) is 264 μA typical.

\[
T_{CHARGE} = CS \times 3787
\]

The fault time out time is given by:

\[
T_{FAULT} = CS \times (3787 + 1515 + 1.5 \times 10^5)
\]

\[
T_{FAULT} = CS \times (1.55 \times 10^5)
\]

For this circuit

\[
T_{FAULT} = 0.1 \times 10^{-6} \times 1.55 \times 10^5 = 0.0155
\]

A larger value of CS will increase the fault time out time but will also increase the Soft−Start time.

8) Input Capacitor

The input capacitor reduces the peak currents drawn from the input supply and reduces the noise and ripple voltage on the VCC and VC pins. This capacitor must also ensure that the VCC remains above the UVLO voltage in the event of an output short circuit. CIN should be a low ESR capacitor of at least 100 μF. A ceramic surface mount capacitor should also be connected between VCC and ground to prevent spikes.

9) MOSFET Selection

The CS51033 drives a P−Channel MOSFET. The V_GATE pin swings from GND to V_C. The type of P−Ch FET used depends on the operating conditions but for input voltages below 7.0 V a logic level FET should be used.

Choose a P−Ch FET with a continuous drain current (I_D) rating greater than the maximum output current. R_DS(ON) should be less than

\[
R_{DS} < = \frac{0.6 V}{I_{OUT(MAX)}}
\]

The Gate−to−Source voltage VGS and the Drain−to−Source Breakdown Voltage should be chosen based on the input supply voltage.

The power dissipation due to the conduction losses is given by:

\[
P_D = I_{OUT}^2 \times R_{DS(ON)} \times D
\]

The power dissipation due to the switching losses is given by:

\[
P_D = 0.5 \times V_{IN} \times I_{OUT} \times (T_R + T_F) \times FSW
\]

where TR = Rise Time and TF = Fall Time.
10) Diode Selection
The flyback or catch diode should be a Schottky diode because of its fast switching ability and low forward voltage drop. The current rating must be at least equal to the maximum output current. The breakdown voltage should be at least 20 V for this 12 V application.

The diode power dissipation is given by:

\[ P_D = I_{OUT} \times V_D \times (1.0 - D_{MIN}) \]

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Device</th>
<th>Operating Temperature Range</th>
<th>Package</th>
<th>Shipping†</th>
</tr>
</thead>
<tbody>
<tr>
<td>CS51033YD8</td>
<td>−40°C &lt; TA &lt; 85°C</td>
<td>SOIC−8</td>
<td>98 Units / Rail</td>
</tr>
<tr>
<td>CS51033YD8G</td>
<td></td>
<td>SOIC−8 (Pb−Free)</td>
<td>98 Units / Rail</td>
</tr>
<tr>
<td>CS51033YDR8</td>
<td></td>
<td>SOIC−8</td>
<td>2500 Tape &amp; Reel</td>
</tr>
<tr>
<td>CS51033YDR8G</td>
<td></td>
<td>SOIC−8 (Pb−Free)</td>
<td>2500 Tape &amp; Reel</td>
</tr>
<tr>
<td>CS51033GD8</td>
<td>0°C &lt; TA &lt; 70°C</td>
<td>SOIC−8</td>
<td>98 Units / Rail</td>
</tr>
<tr>
<td>CS51033GD8G</td>
<td></td>
<td>SOIC−8 (Pb−Free)</td>
<td>98 Units / Rail</td>
</tr>
<tr>
<td>CS51033GDR8</td>
<td></td>
<td>SOIC−8</td>
<td>2500 Tape &amp; Reel</td>
</tr>
<tr>
<td>CS51033GDR8G</td>
<td></td>
<td>SOIC−8 (Pb−Free)</td>
<td>2500 Tape &amp; Reel</td>
</tr>
</tbody>
</table>

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
NOTES:
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION, ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

**SOLDERING FOOTPRINT**

- **XXX = Specific Device Code**
- **A = Assembly Location**
- **L = Wafer Lot**
- **Y = Year**
- **W = Work Week**
- **= Pb-Free Package**

**DISCRETE**

- **XXXXX = Specific Device Code**
- **A = Assembly Location**
- **Y = Year**
- **WW = Work Week**
- **= Pb-Free Package**

**Discrete (Pb-Free)**

- **XXXXXX = Specific Device Code**
- **A = Assembly Location**
- **Y = Year**
- **WW = Work Week**
- **= Pb-Free Package**

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, “G” or microdot “*”, may or may not be present. Some products may not follow the Generic Marking.*

**STYLES ON PAGE 2**
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>2. Collector</td>
<td>2. Collector, #1</td>
<td>2. Drain, #1</td>
<td>2. Collector, #1</td>
</tr>
<tr>
<td>5. Emitter</td>
<td>5. Base, #2</td>
<td>5. Gate, #2</td>
<td>5. Collector, #2</td>
</tr>
<tr>
<td>7. Base</td>
<td>7. Base, #1</td>
<td>7. Gate, #1</td>
<td>7. Base, #1</td>
</tr>
<tr>
<td>8. Emitter</td>
<td>8. Emitter, #1</td>
<td>8. Source, #1</td>
<td>8. Collector, #1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>2. Drain</td>
<td>2. Drain</td>
<td>2. External Bypass</td>
<td>2. Collector, Die #1</td>
</tr>
<tr>
<td>5. Gate</td>
<td>5. Source</td>
<td>5. Drain</td>
<td>5. Collector, #2</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>2. Collector, Die #1</td>
<td>2. Bias 1</td>
<td>2. Gate 1</td>
<td>2. Source</td>
</tr>
</tbody>
</table>

|----------------------|----------------------------|--------------------------|----------------------------------|

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>2. V2OUT</td>
<td>2. Anode</td>
<td>2. Gate 1</td>
<td>2. Gate (N)</td>
</tr>
<tr>
<td>4. PEX</td>
<td>4. Gate</td>
<td>4. Gate 2</td>
<td>4. Gate (P)</td>
</tr>
<tr>
<td>5. RXE</td>
<td>5. Drain</td>
<td>5. Drain 2</td>
<td>5. Drain</td>
</tr>
</tbody>
</table>

|--------------------------|----------------------------|----------------------------|---------------------|

<table>
<thead>
<tr>
<th>Style 25: PIN 1. VIN</th>
<th>Style 26: PIN 1. GND</th>
<th>Style 27: PIN 1. ILIMIT</th>
<th>Style 28: PIN 1. SW_TO_GND</th>
</tr>
</thead>
<tbody>
<tr>
<td>2. N/C</td>
<td>2. GND</td>
<td>2. ILIMIT</td>
<td>2. Basic_OFF</td>
</tr>
<tr>
<td>3. REX</td>
<td>3. ENABLE</td>
<td>3. UVLO</td>
<td>3. Basic_Sw_Det</td>
</tr>
<tr>
<td>4. GND</td>
<td>4. IIMIT</td>
<td>4. INPUT+</td>
<td>4. GND</td>
</tr>
<tr>
<td>5. IOU</td>
<td>5. SOURCE</td>
<td>5. SOURCE</td>
<td>5. V_MON</td>
</tr>
<tr>
<td>7. IOU</td>
<td>7. SOURCE</td>
<td>7. SOURCE</td>
<td>7. VBULK</td>
</tr>
<tr>
<td>8. IOU</td>
<td>8. GND</td>
<td>8. Drain</td>
<td>8. VIN</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Style 29: PIN 1. Base, Die #1</th>
<th>Style 30: PIN 1. Drain 1</th>
<th>Style 31: PIN 1. SW_TO_GND</th>
</tr>
</thead>
<tbody>
<tr>
<td>2. Emitter, #1</td>
<td>2. Drain 1</td>
<td>2. Basic_OFF</td>
</tr>
<tr>
<td>4. Emitter, #2</td>
<td>4. Source 2</td>
<td>4. GND</td>
</tr>
<tr>
<td>5. Collector, #2</td>
<td>5. Source 1/DRAIN 2</td>
<td>5. V_MON</td>
</tr>
<tr>
<td>7. Collector, #1</td>
<td>7. Source 1/DRAIN 2</td>
<td>7. VBULK</td>
</tr>
<tr>
<td>8. Collector, #1</td>
<td>8. Gate 1</td>
<td>8. VIN</td>
</tr>
</tbody>
</table>