Interactive Block Diagrams

[{"blockId":1152,"diagramId":241,"name":"Backplane","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[{"id":400,"link":"/products/timing-signal-conditioning/clock-data-distribution/arithmetic-functions?blockId=1152","name":"Arithmetic Functions","products":[{"partId":"NB7V32M","description":"1.8 V / 2.5 V, 10 GHz ÷·2 Clock Divider with CML Outputs"}]},{"id":418,"link":"/products/timing-signal-conditioning/clock-data-distribution/multiplexers-crosspoint-switches?blockId=1152","name":"Multiplexers & Crosspoint Switches","products":[{"partId":"NB7L572","description":"Input Mux - 4:1 Differential, 2.5 V / 3.3 V, Clock / Data Fanout Buffer - 1:2 LVPECL"},{"partId":"NB7V586M","description":"Input Mux - 2:1 Differential, 1.8 V, Clock / Data Fanout Buffer - 1:6 CML, 1.2 V / 1.8 V"},{"partId":"NB7L585","description":"Input Mux - 2:1 Differential, 2.5 V / 3.3 V, Clock / Data Fanout Buffer - 1:6 LVPECL"},{"partId":"NB6L572M","description":"2.5 V / 3.3 V Differential 4:1 Mux to 1:2 CML Clock/Data Fanout / Translator"},{"partId":"NB6L56","description":"Clock / Data Multiplexer, 2.5 V / 3.3 V Dual 2:1 Differential, with LVPECL Outputs"}]},{"id":547,"link":"/products/timing-signal-conditioning/clock-data-distribution/drivers-fanout-buffers?blockId=1152","name":"Drivers & Fanout Buffers","products":[{"partId":"MC100LVEL14","description":"3.3 V ECL 1:5 Clock Distribution Chip"},{"partId":"MC100LVEL11","description":"ECL 1:2 Differential Clock/Data Fanout Buffer"},{"partId":"NB3L553","description":"Clock / Data Fanout Buffer, 2.5 V / 3.3 V / 5.0 V 1:4"},{"partId":"NB6L14M","description":"Clock / Data Fanout Buffer, 1:4 Differential, with CML Outputs"},{"partId":"NB7VQ1006M","description":"Fanout Buffer, Equalizer Receiver, 10 Gbps, 1.8 V / 2.5 V, with 1:6 Differential CML Outputs"},{"partId":"NB6L14S","description":"Clock / Data Fanout Buffer, 1:4 AnyLevel™ Input, LVDS, 2.5 V"},{"partId":"NB3N111K","description":"Clock / Data Fanout Buffer, 1:10 Differential, 3.3 V, with HCSL Outputs"},{"partId":"NB3N206S","description":"3.3V Differential Multipoint Low Voltage M-LVDS Driver Receiver"}]},{"id":836,"link":"/products/timing-signal-conditioning/clock-generation/zero-delay-buffers?blockId=1152","name":"Zero Delay Buffers","products":[{"partId":"NB2305A","description":"Zero Delay Buffer, 3.3 V, Five Output"},{"partId":"NB2309A","description":"Zero Delay Buffer, 3.3 V, Nine Output"}]},{"id":648,"link":"/products/timing-signal-conditioning/clock-data-distribution/translators?blockId=1152","name":"Translators","products":[{"partId":"NB3N4666C","description":"Quad LVCMOS Differential Line Receiver Translator, 3.3 V"}]}],"documentations":[{"taxonomyId":1152,"documentType":"Application Notes","documentOfficialType":"Application Notes","abbreviation":"AppNotes","numberOf":19},{"taxonomyId":1152,"documentType":"Models","documentOfficialType":"Simulation Models","abbreviation":"models","numberOf":18},{"taxonomyId":1152,"documentType":"Data Sheet","documentOfficialType":"Data Sheets","abbreviation":"Datasheets","numberOf":17},{"taxonomyId":1152,"documentType":"Package Drawing","documentOfficialType":"Package Drawings","abbreviation":"drawing","numberOf":10},{"taxonomyId":1152,"documentType":"Eval Board","documentOfficialType":"Evaluation Board Documents","abbreviation":"boards","numberOf":1}],"referenceDesigns":[],"urlPath":"/backplane"},{"blockId":1153,"diagramId":241,"name":"Clock Synthesis","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[{"id":125,"link":"/products/timing-signal-conditioning/clock-generation/pll-clock-generators?blockId=1153","name":"PLL Clock Generators","products":[{"partId":"NB3N3002","description":"Clock Generator, PureEdge™, Crystal to 25 MHz, 100 MHz, 125 MHz, 200 MHz, 3.3 V, with Differential HCSL Outputs "},{"partId":"NB3N502","description":"PLL Clock Multiplier, 14 MHz - 190 MHz, 3.3 V / 5.0 V"},{"partId":"NB4N441","description":"PLL Clock Synthesizer, Multiprotocol, 3.3 V Serial Input, with Differential LVPECL Output"},{"partId":"NB4N507A","description":"PECL Clock Synthesizer, 3.3 V / 5 V, 50 - 200 MHz"},{"partId":"NBC12429","description":"PLL Synthesized Clock Generator, Programmable, 3.3 V / 5.0 V (25 to 400 MHz)"},{"partId":"NBC12430","description":"PLL Synthesized Clock Generator, Programmable, 3.3 V / 5.0 V (50 to 800 MHz)"},{"partId":"NBC12439","description":"PLL Clock Generator, Synthesized, Programmable, 3.3 V / 5.0 V, with Power Down (50 to 800 MHz)"},{"partId":"NBA3N5573","description":"PCIe Clock Generator, Automotive Grade, Dual Output, 3.3 V"}]}],"documentations":[{"taxonomyId":1153,"documentType":"Data Sheet","documentOfficialType":"Data Sheets","abbreviation":"Datasheets","numberOf":8},{"taxonomyId":1153,"documentType":"Package Drawing","documentOfficialType":"Package Drawings","abbreviation":"drawing","numberOf":8},{"taxonomyId":1153,"documentType":"Eval Board","documentOfficialType":"Evaluation Board Documents","abbreviation":"boards","numberOf":5},{"taxonomyId":1153,"documentType":"Models","documentOfficialType":"Simulation Models","abbreviation":"models","numberOf":9},{"taxonomyId":1153,"documentType":"Design & Development Tools","documentOfficialType":"Design & Development Tools","abbreviation":"tools","numberOf":1},{"taxonomyId":1153,"documentType":"Application Notes","documentOfficialType":"Application Notes","abbreviation":"AppNotes","numberOf":16}],"referenceDesigns":[],"urlPath":"/clock-synthesis"},{"blockId":1154,"diagramId":241,"name":"CML","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[{"id":400,"link":"/products/timing-signal-conditioning/clock-data-distribution/arithmetic-functions?blockId=1154","name":"Arithmetic Functions","products":[{"partId":"NB7V32M","description":"1.8 V / 2.5 V, 10 GHz ÷·2 Clock Divider with CML Outputs"}]},{"id":418,"link":"/products/timing-signal-conditioning/clock-data-distribution/multiplexers-crosspoint-switches?blockId=1154","name":"Multiplexers & Crosspoint Switches","products":[{"partId":"NB4N840M","description":"2 x 2 Crosspoint Switch, Dual, 3.3 V, 3.2 Gb / s, with CML Outputs"},{"partId":"NB6L72M","description":"2x2 Crosspoint Switch, 2.5 V / 3.3 V Differential, with CML Outputs"},{"partId":"NB7V586M","description":"Input Mux - 2:1 Differential, 1.8 V, Clock / Data Fanout Buffer - 1:6 CML, 1.2 V / 1.8 V"},{"partId":"NB6L572M","description":"2.5 V / 3.3 V Differential 4:1 Mux to 1:2 CML Clock/Data Fanout / Translator"}]},{"id":547,"link":"/products/timing-signal-conditioning/clock-data-distribution/drivers-fanout-buffers?blockId=1154","name":"Drivers & Fanout Buffers","products":[{"partId":"NB6L11M","description":"Clock / Data Fanout Buffer, 1:2 Differential, with CML Outputs"},{"partId":"NB4N11M","description":"Multi Level Clock / Data Input to CML Receiver / Buffer / Translator, 2.5 Gbps, 3.3 V"},{"partId":"NB6L14M","description":"Clock / Data Fanout Buffer, 1:4 Differential, with CML Outputs"},{"partId":"NB7VQ1006M","description":"Fanout Buffer, Equalizer Receiver, 10 Gbps, 1.8 V / 2.5 V, with 1:6 Differential CML Outputs"},{"partId":"NB7L1008M","description":"Clock / Data Fanout Buffer, 1:8 Differential, with CML Outputs"}]},{"id":586,"link":"/products/timing-signal-conditioning/clock-data-distribution/skew-management?blockId=1154","name":"Skew Management","products":[{"partId":"NB6L295M","description":"Dual Channel Programmable Delay Line with CML Output"}]}],"documentations":[{"taxonomyId":1154,"documentType":"Data Sheet","documentOfficialType":"Data Sheets","abbreviation":"Datasheets","numberOf":11},{"taxonomyId":1154,"documentType":"Package Drawing","documentOfficialType":"Package Drawings","abbreviation":"drawing","numberOf":4},{"taxonomyId":1154,"documentType":"Models","documentOfficialType":"Simulation Models","abbreviation":"models","numberOf":10},{"taxonomyId":1154,"documentType":"Eval Board","documentOfficialType":"Evaluation Board Documents","abbreviation":"boards","numberOf":7},{"taxonomyId":1154,"documentType":"Application Notes","documentOfficialType":"Application Notes","abbreviation":"AppNotes","numberOf":10}],"referenceDesigns":[],"urlPath":"/cml"},{"blockId":1155,"diagramId":241,"name":"Divider","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[{"id":400,"link":"/products/timing-signal-conditioning/clock-data-distribution/arithmetic-functions?blockId=1155","name":"Arithmetic Functions","products":[{"partId":"MC100EP139","description":"3.3 V / 5.0 V ECL ÷·2/4, ÷·4/5/6 Clock Generator Chip"},{"partId":"MC100EP32","description":"3.3 V / 5.0 V ECL ÷·2 Divider"},{"partId":"MC100EP33","description":"3.3 V / 5.0 V ECL ÷·4 Divider"},{"partId":"MC100LVEL32","description":"3.3 V ECL ÷2 Divider"},{"partId":"MC100LVEL33","description":"3.3 V ECL ÷·4 Divider"},{"partId":"MC100LVEP34","description":"2.5 V / 3.3 V ECL ÷2, ÷4, ÷8 Clock Generation Chip"},{"partId":"MC10EP32","description":"3.3 V / 5.0 V ECL ÷·2 Divider"}]}],"documentations":[{"taxonomyId":1155,"documentType":"Data Sheet","documentOfficialType":"Data Sheets","abbreviation":"Datasheets","numberOf":6},{"taxonomyId":1155,"documentType":"Models","documentOfficialType":"Simulation Models","abbreviation":"models","numberOf":19},{"taxonomyId":1155,"documentType":"Application Notes","documentOfficialType":"Application Notes","abbreviation":"AppNotes","numberOf":18},{"taxonomyId":1155,"documentType":"Package Drawing","documentOfficialType":"Package Drawings","abbreviation":"drawing","numberOf":7}],"referenceDesigns":[],"urlPath":"/divider"},{"blockId":1156,"diagramId":241,"name":"DSP uC/uP","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[],"documentations":[],"referenceDesigns":[],"urlPath":"/dsp-uc-up"},{"blockId":1157,"diagramId":241,"name":"ECL/PECL/LV ECL/LV PECL","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[{"id":418,"link":"/products/timing-signal-conditioning/clock-data-distribution/multiplexers-crosspoint-switches?blockId=1157","name":"Multiplexers & Crosspoint Switches","products":[{"partId":"NB4L6254","description":"2x2 Clock/Data Switch and Fanout Buffer"},{"partId":"NB7L572","description":"Input Mux - 4:1 Differential, 2.5 V / 3.3 V, Clock / Data Fanout Buffer - 1:2 LVPECL"},{"partId":"NB7L585","description":"Input Mux - 2:1 Differential, 2.5 V / 3.3 V, Clock / Data Fanout Buffer - 1:6 LVPECL"},{"partId":"NB6L56","description":"Clock / Data Multiplexer, 2.5 V / 3.3 V Dual 2:1 Differential, with LVPECL Outputs"}]},{"id":547,"link":"/products/timing-signal-conditioning/clock-data-distribution/drivers-fanout-buffers?blockId=1157","name":"Drivers & Fanout Buffers","products":[{"partId":"MC100EP11","description":"Clock / Data Fanout Buffer, 1:2 Differential, ECL, 3.3 V / 5.0 V"},{"partId":"MC100EP14","description":"Clock Driver, 1:5 Differential, ECL / HSTL, 3.3 V / 5.0 V"},{"partId":"MC100LVEL14","description":"3.3 V ECL 1:5 Clock Distribution Chip"},{"partId":"MC100LVEP11","description":"ECL 1:2 Differential Clock / Data Fanout Buffer"},{"partId":"MC100LVEP111","description":"2.5 V / 3.3 V 2:1:10 Differential ECL/PECL/HSTL Clock / Data Fanout Buffer"},{"partId":"MC100LVEP14","description":"2.5 V / 3.3 V 1:5 Differential ECL/PECL/HSTL Clock / Data Fanout Buffer"},{"partId":"MC100LVEL11","description":"ECL 1:2 Differential Clock/Data Fanout Buffer"},{"partId":"MC100LVEP210","description":"Clock Driver, 1:5 Differential, Dual ECL / PECL / HSTL, 2.5 V / 3.3 V"},{"partId":"MC10EP11","description":"Clock / Data Fanout Buffer, 1:2 Differential, ECL, 3.3 V / 5.0 V"}]},{"id":648,"link":"/products/timing-signal-conditioning/clock-data-distribution/translators?blockId=1157","name":"Translators","products":[{"partId":"MC100EPT622","description":"Translator, 10-bit LVTTL / LVCMOS to LVPECL"}]},{"id":586,"link":"/products/timing-signal-conditioning/clock-data-distribution/skew-management?blockId=1157","name":"Skew Management","products":[{"partId":"NB6L295","description":"Dual Channel Programmable Delay Line with LVPECL Output"}]},{"id":237,"link":"/products/timing-signal-conditioning/clock-data-distribution/flip-flops-latches-registers?blockId=1157","name":"Flip-Flops, Latches & Registers","products":[{"partId":"NB4L52","description":"2.5 to 5.5 V ECL D Flip-flop w/Differential Reset & Input Termination"}]}],"documentations":[{"taxonomyId":1157,"documentType":"Application Notes","documentOfficialType":"Application Notes","abbreviation":"AppNotes","numberOf":20},{"taxonomyId":1157,"documentType":"Data Sheet","documentOfficialType":"Data Sheets","abbreviation":"Datasheets","numberOf":15},{"taxonomyId":1157,"documentType":"Models","documentOfficialType":"Simulation Models","abbreviation":"models","numberOf":38},{"taxonomyId":1157,"documentType":"Package Drawing","documentOfficialType":"Package Drawings","abbreviation":"drawing","numberOf":9},{"taxonomyId":1157,"documentType":"Eval Board","documentOfficialType":"Evaluation Board Documents","abbreviation":"boards","numberOf":1}],"referenceDesigns":[],"urlPath":"/ecl-pecl-lv-ecl-lv-pecl"},{"blockId":1158,"diagramId":241,"name":"FPGA/ASIC","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[],"documentations":[],"referenceDesigns":[],"urlPath":"/fpga-asic"},{"blockId":1159,"diagramId":241,"name":"FPGA/ASIC Power","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[{"id":145,"link":"/products/power-management/dc-dc-controllers-converters-regulators/controllers?blockId=1159","name":"Controllers","products":[{"partId":"CS51031","description":"Hysteretic PFET Buck Controller"}]},{"id":802,"link":"/products/discretes-drivers/general-purpose-and-low-vcesat-transistors?blockId=1159","name":"General Purpose and Low VCE(sat) Transistors","products":[{"partId":"NSS40500UW3","description":"Low V_CE(sat) Transistor, PNP, -40 V, 5.0 A"}]},{"id":149,"link":"/products/power-management/dc-dc-controllers-converters-regulators/converters?blockId=1159","name":"Converters","products":[{"partId":"NCP1421","description":"Boost Converter, Sync-Rect, PFM, DC-DC, 600 mA, with True-Cutoff and Ring-Killer"},{"partId":"MC33166","description":"Buck / Boost / Inverting Regulator, Switching, 3.0 A"},{"partId":"NCP1423","description":"Boost Converter, Sync-Rect, PFM, DC-DC, 400 mA, with True-Cutoff and Ring-Killer"},{"partId":"NCP3133A","description":"3 A Integrated Synchronous Buck Converter"}]},{"id":366,"link":"/products/power-management/ldo-regulators-linear-voltage-regulators?blockId=1159","name":"LDO Regulators & Linear Voltage Regulators","products":[{"partId":"LP2951","description":"LDO Regulator, 100 mA, 30V, Micropower, with Shutdown"},{"partId":"NCP630","description":"Linear Voltage Regulator, 3 A, Ultra-High PSRR"},{"partId":"NCP160","description":"LDO Regulator, 250 mA, Ultra-High PSRR, Ultra-Low Noise"},{"partId":"NCP571","description":"LDO Regulator, 150 mA, Ultra-Low Iq, Low Output"},{"partId":"NCP170","description":"LDO Regulator, 150 mA, Ultra-Low Iq"},{"partId":"NCP110","description":"LDO Regulator, 200 mA, Low Vin, Ultra-High PSRR"},{"partId":"NCP702","description":"LDO Regulator, 200 mA, Ultra-Low Dropout, Ultra-Low Iq, High PSRR, Ultra-Low Noise"}]}],"documentations":[{"taxonomyId":1159,"documentType":"Eval Board","documentOfficialType":"Evaluation Board Documents","abbreviation":"boards","numberOf":185},{"taxonomyId":1159,"documentType":"Video","documentOfficialType":"Videos","abbreviation":"Video","numberOf":23},{"taxonomyId":1159,"documentType":"Software","documentOfficialType":"Software","abbreviation":"software","numberOf":5},{"taxonomyId":1159,"documentType":"Package Drawing","documentOfficialType":"Package Drawings","abbreviation":"drawing","numberOf":18},{"taxonomyId":1159,"documentType":"Tutorial","documentOfficialType":"Tutorial","abbreviation":"Tutorials","numberOf":1},{"taxonomyId":1159,"documentType":"Data Sheet","documentOfficialType":"Data Sheets","abbreviation":"Datasheets","numberOf":13},{"taxonomyId":1159,"documentType":"Design Notes","documentOfficialType":"Design Notes","abbreviation":"Design-Notes","numberOf":1},{"taxonomyId":1159,"documentType":"Application Notes","documentOfficialType":"Application Notes","abbreviation":"AppNotes","numberOf":3},{"taxonomyId":1159,"documentType":"User's Manual","documentOfficialType":"User's Manual","abbreviation":"UsersManual","numberOf":2},{"taxonomyId":1159,"documentType":"Models","documentOfficialType":"Simulation Models","abbreviation":"models","numberOf":8},{"taxonomyId":1159,"documentType":"White Papers","documentOfficialType":"White Papers","abbreviation":"White-Papers","numberOf":4},{"taxonomyId":1159,"documentType":"Conformance Report","documentOfficialType":"Conformance Reports","abbreviation":"Conformance-Report","numberOf":1},{"taxonomyId":1159,"documentType":"Simplis Models","documentOfficialType":"Simplis Models","abbreviation":"SimplisModels","numberOf":1}],"referenceDesigns":[],"urlPath":"/fpga-asic-power"},{"blockId":1160,"diagramId":241,"name":"HSTL","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[{"id":547,"link":"/products/timing-signal-conditioning/clock-data-distribution/drivers-fanout-buffers?blockId=1160","name":"Drivers & Fanout Buffers","products":[{"partId":"MC100EP809","description":"Clock Driver, 2:1:9 Differential HSTL / PECL to HSTL, 3.3 V"}]}],"documentations":[{"taxonomyId":1160,"documentType":"Application Notes","documentOfficialType":"Application Notes","abbreviation":"AppNotes","numberOf":12},{"taxonomyId":1160,"documentType":"Data Sheet","documentOfficialType":"Data Sheets","abbreviation":"Datasheets","numberOf":1},{"taxonomyId":1160,"documentType":"Package Drawing","documentOfficialType":"Package Drawings","abbreviation":"drawing","numberOf":1},{"taxonomyId":1160,"documentType":"Models","documentOfficialType":"Simulation Models","abbreviation":"models","numberOf":1}],"referenceDesigns":[],"urlPath":"/hstl"},{"blockId":1161,"diagramId":241,"name":"Loop Filter","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[],"documentations":[],"referenceDesigns":[],"urlPath":"/loop-filter"},{"blockId":1162,"diagramId":241,"name":"LVDS","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[{"id":547,"link":"/products/timing-signal-conditioning/clock-data-distribution/drivers-fanout-buffers?blockId=1162","name":"Drivers & Fanout Buffers","products":[{"partId":"NB4N855S","description":"Translator, 3.3 V, 1.5 Gb/s Dual AnyLevel™ to LVDS Receiver/Driver/Buffer"},{"partId":"MC100EP210S","description":"Clock Driver, 1:5 Differential, Dual LVDS, 2.5 V"},{"partId":"NB6N11S","description":"Clock / Data Fanout Buffer, 1:2 AnyLevel™ Input, LVDS, 3.3 V"},{"partId":"NB6L11S","description":"Clock / Data Fanout Buffer, 1:2 AnyLevel™ Input, LVDS, 2.5 V"},{"partId":"NB6N14S","description":"Clock / Data Fanout Buffer, 1:4 AnyLevel™ Input, LVDS, 3.3 V"},{"partId":"NB6L14S","description":"Clock / Data Fanout Buffer, 1:4 AnyLevel™ Input, LVDS, 2.5 V"},{"partId":"NB3N206S","description":"3.3V Differential Multipoint Low Voltage M-LVDS Driver Receiver"}]}],"documentations":[{"taxonomyId":1162,"documentType":"Eval Board","documentOfficialType":"Evaluation Board Documents","abbreviation":"boards","numberOf":4},{"taxonomyId":1162,"documentType":"Data Sheet","documentOfficialType":"Data Sheets","abbreviation":"Datasheets","numberOf":7},{"taxonomyId":1162,"documentType":"Package Drawing","documentOfficialType":"Package Drawings","abbreviation":"drawing","numberOf":5},{"taxonomyId":1162,"documentType":"Models","documentOfficialType":"Simulation Models","abbreviation":"models","numberOf":8},{"taxonomyId":1162,"documentType":"Application Notes","documentOfficialType":"Application Notes","abbreviation":"AppNotes","numberOf":16}],"referenceDesigns":[],"urlPath":"/lvds"},{"blockId":1163,"diagramId":241,"name":"Memory","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[],"documentations":[],"referenceDesigns":[],"urlPath":"/memory"},{"blockId":1164,"diagramId":241,"name":"Memory Power","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[{"id":149,"link":"/products/power-management/dc-dc-controllers-converters-regulators/converters?blockId=1164","name":"Converters","products":[{"partId":"NCP3133A","description":"3 A Integrated Synchronous Buck Converter"}]},{"id":101881,"link":"/products/power-management/load-switches?blockId=1164","name":"Load Switches","products":[{"partId":"NCP337","description":"Load Switch with Discharge Path, 3 A"}]},{"id":366,"link":"/products/power-management/ldo-regulators-linear-voltage-regulators?blockId=1164","name":"LDO Regulators & Linear Voltage Regulators","products":[{"partId":"NCP5504","description":"LDO Regulator, 250 mA, Dual Output, Low Noise"},{"partId":"NCP551","description":"LDO Regulator, 150 mA, Ultra-Low Dropout, Ultra-Low Iq"},{"partId":"NCP630","description":"Linear Voltage Regulator, 3 A, Ultra-High PSRR"},{"partId":"NCP170","description":"LDO Regulator, 150 mA, Ultra-Low Iq"},{"partId":"NCP571","description":"LDO Regulator, 150 mA, Ultra-Low Iq, Low Output"},{"partId":"NCP702","description":"LDO Regulator, 200 mA, Ultra-Low Dropout, Ultra-Low Iq, High PSRR, Ultra-Low Noise"},{"partId":"NCP160","description":"LDO Regulator, 250 mA, Ultra-High PSRR, Ultra-Low Noise"}]}],"documentations":[{"taxonomyId":1164,"documentType":"Eval Board","documentOfficialType":"Evaluation Board Documents","abbreviation":"boards","numberOf":142},{"taxonomyId":1164,"documentType":"Software","documentOfficialType":"Software","abbreviation":"software","numberOf":4},{"taxonomyId":1164,"documentType":"Data Sheet","documentOfficialType":"Data Sheets","abbreviation":"Datasheets","numberOf":9},{"taxonomyId":1164,"documentType":"Collateral Brochure","documentOfficialType":"Collateral Brochure","abbreviation":"Brochures","numberOf":1},{"taxonomyId":1164,"documentType":"Video","documentOfficialType":"Videos","abbreviation":"Video","numberOf":17},{"taxonomyId":1164,"documentType":"Design Notes","documentOfficialType":"Design Notes","abbreviation":"Design-Notes","numberOf":1},{"taxonomyId":1164,"documentType":"Package Drawing","documentOfficialType":"Package Drawings","abbreviation":"drawing","numberOf":11},{"taxonomyId":1164,"documentType":"User's Manual","documentOfficialType":"User's Manual","abbreviation":"UsersManual","numberOf":2},{"taxonomyId":1164,"documentType":"Models","documentOfficialType":"Simulation Models","abbreviation":"models","numberOf":4},{"taxonomyId":1164,"documentType":"White Papers","documentOfficialType":"White Papers","abbreviation":"White-Papers","numberOf":2},{"taxonomyId":1164,"documentType":"Conformance Report","documentOfficialType":"Conformance Reports","abbreviation":"Conformance-Report","numberOf":1},{"taxonomyId":1164,"documentType":"Simplis Models","documentOfficialType":"Simplis Models","abbreviation":"SimplisModels","numberOf":1},{"taxonomyId":1164,"documentType":"Application Notes","documentOfficialType":"Application Notes","abbreviation":"AppNotes","numberOf":1}],"referenceDesigns":[],"urlPath":"/memory-power"},{"blockId":1165,"diagramId":241,"name":"Multiplexer","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[{"id":418,"link":"/products/timing-signal-conditioning/clock-data-distribution/multiplexers-crosspoint-switches?blockId=1165","name":"Multiplexers & Crosspoint Switches","products":[{"partId":"MC100EP57","description":"Multiplexer, 4:1 Differential, ECL, 3.3 V / 5.0 V"},{"partId":"MC100EP56","description":"Multiplexer, 2:1 Differential, Dual ECL, 3.3 V / 5.0 V"},{"partId":"MC100EL58","description":"Multiplexer, 2:1, ECL, 5.0 V"},{"partId":"MC100LVEL56","description":"Multiplexer, 2:1 Differential, Dual ECL, 3.3 V"},{"partId":"MC10EL57","description":"Multiplexer, 4:1 Differential, ECL, 5.0 V"},{"partId":"NB100LVEP56","description":"Multiplexer, 2:1 Differential, Dual ECL, 2.5 V / 3.3 V"},{"partId":"MC10EP56","description":"Multiplexer, 2:1 Differential, Dual ECL, 3.3 V / 5.0 V"},{"partId":"MC10EP57","description":"Multiplexer, 4:1 Differential, ECL, 3.3 V / 5.0 V"},{"partId":"NB7L585","description":"Input Mux - 2:1 Differential, 2.5 V / 3.3 V, Clock / Data Fanout Buffer - 1:6 LVPECL"},{"partId":"NB6L56","description":"Clock / Data Multiplexer, 2.5 V / 3.3 V Dual 2:1 Differential, with LVPECL Outputs"}]},{"id":547,"link":"/products/timing-signal-conditioning/clock-data-distribution/drivers-fanout-buffers?blockId=1165","name":"Drivers & Fanout Buffers","products":[{"partId":"NB3N853501E","description":"Input Mux - 2:1, LVTTL / LVCMOS, 3.3 V, Fanout Buffer - 1:4 LVPECL"},{"partId":"NB3N853531E","description":"Xtal Input or LVTTL / LVCMOS Input Mux - 2:1, 3.3 V, Fanout Buffer- 1:4 LVPECL"}]}],"documentations":[{"taxonomyId":1165,"documentType":"Application Notes","documentOfficialType":"Application Notes","abbreviation":"AppNotes","numberOf":21},{"taxonomyId":1165,"documentType":"Models","documentOfficialType":"Simulation Models","abbreviation":"models","numberOf":26},{"taxonomyId":1165,"documentType":"Data Sheet","documentOfficialType":"Data Sheets","abbreviation":"Datasheets","numberOf":10},{"taxonomyId":1165,"documentType":"Package Drawing","documentOfficialType":"Package Drawings","abbreviation":"drawing","numberOf":7}],"referenceDesigns":[],"urlPath":"/multiplexer"},{"blockId":1166,"diagramId":241,"name":"Phase Detector","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[{"id":480,"link":"/products/timing-signal-conditioning/clock-generation/phase---frequency-detectors?blockId=1166","name":"Phase / Frequency Detectors","products":[{"partId":"MC100EP140","description":"Phase-Frequency Detector, 3.3 V, ECL"},{"partId":"MC100EP40","description":"Phase-Frequency Detector, 3.3 V / 5 V, ECL Differential"},{"partId":"MC100LVEL40","description":"Phase - Frequency Detector, Differential, ECL, 3.3 V / 5.0 V"},{"partId":"MCH12140","description":"Phase Frequency Detector"},{"partId":"MCK12140","description":"Phase Frequency Detector"}]}],"documentations":[{"taxonomyId":1166,"documentType":"Package Drawing","documentOfficialType":"Package Drawings","abbreviation":"drawing","numberOf":3},{"taxonomyId":1166,"documentType":"Data Sheet","documentOfficialType":"Data Sheets","abbreviation":"Datasheets","numberOf":4},{"taxonomyId":1166,"documentType":"Application Notes","documentOfficialType":"Application Notes","abbreviation":"AppNotes","numberOf":16},{"taxonomyId":1166,"documentType":"Models","documentOfficialType":"Simulation Models","abbreviation":"models","numberOf":4}],"referenceDesigns":[],"urlPath":"/phase-detector"},{"blockId":1167,"diagramId":241,"name":"Prescaler","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[{"id":400,"link":"/products/timing-signal-conditioning/clock-data-distribution/arithmetic-functions?blockId=1167","name":"Arithmetic Functions","products":[{"partId":"MC12026A","description":"1.1 GHz Dual Modulus Prescaler"},{"partId":"MC12080","description":"1.1 GHz Prescaler"},{"partId":"MC12093","description":"÷·2, ÷·4, ÷·8, 1.1 GHz Low Power Prescaler"},{"partId":"NB7V32M","description":"1.8 V / 2.5 V, 10 GHz ÷·2 Clock Divider with CML Outputs"}]}],"documentations":[{"taxonomyId":1167,"documentType":"Application Notes","documentOfficialType":"Application Notes","abbreviation":"AppNotes","numberOf":1},{"taxonomyId":1167,"documentType":"Package Drawing","documentOfficialType":"Package Drawings","abbreviation":"drawing","numberOf":3},{"taxonomyId":1167,"documentType":"Data Sheet","documentOfficialType":"Data Sheets","abbreviation":"Datasheets","numberOf":4}],"referenceDesigns":[],"urlPath":"/prescaler"},{"blockId":1168,"diagramId":241,"name":"Processor Power","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[{"id":145,"link":"/products/power-management/dc-dc-controllers-converters-regulators/controllers?blockId=1168","name":"Controllers","products":[{"partId":"NCP3012","description":"Synchronous PWM Controller"}]},{"id":366,"link":"/products/power-management/ldo-regulators-linear-voltage-regulators?blockId=1168","name":"LDO Regulators & Linear Voltage Regulators","products":[{"partId":"NCP3334","description":"LDO Regulator, 500 mA, Low Iq"}]}],"documentations":[{"taxonomyId":1168,"documentType":"Data Sheet","documentOfficialType":"Data Sheets","abbreviation":"Datasheets","numberOf":2},{"taxonomyId":1168,"documentType":"Software","documentOfficialType":"Software","abbreviation":"software","numberOf":1},{"taxonomyId":1168,"documentType":"Package Drawing","documentOfficialType":"Package Drawings","abbreviation":"drawing","numberOf":2}],"referenceDesigns":[],"urlPath":"/processor-power"},{"blockId":1169,"diagramId":241,"name":"Receiver/Driver","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[{"id":418,"link":"/products/timing-signal-conditioning/clock-data-distribution/multiplexers-crosspoint-switches?blockId=1169","name":"Multiplexers & Crosspoint Switches","products":[{"partId":"NB7V586M","description":"Input Mux - 2:1 Differential, 1.8 V, Clock / Data Fanout Buffer - 1:6 CML, 1.2 V / 1.8 V"}]},{"id":547,"link":"/products/timing-signal-conditioning/clock-data-distribution/drivers-fanout-buffers?blockId=1169","name":"Drivers & Fanout Buffers","products":[{"partId":"NB7VQ1006M","description":"Fanout Buffer, Equalizer Receiver, 10 Gbps, 1.8 V / 2.5 V, with 1:6 Differential CML Outputs"},{"partId":"NB3N106K","description":"Clock Fanout Buffer, 1:6 Differential, 3.3 V, with HCSL Outputs"},{"partId":"NB3N853501E","description":"Input Mux - 2:1, LVTTL / LVCMOS, 3.3 V, Fanout Buffer - 1:4 LVPECL"},{"partId":"NB3N853531E","description":"Xtal Input or LVTTL / LVCMOS Input Mux - 2:1, 3.3 V, Fanout Buffer- 1:4 LVPECL"}]},{"id":101926,"link":"/products/timing-signal-conditioning/signal-conditioning/redrivers?blockId=1169","name":"Redrivers","products":[{"partId":"NB7VPQ904M","description":"1.8V USB Type-C™ DisplayPort™ ALT Mode 10Gbps Linear Redriver"},{"partId":"NB7NPQ7022M","description":"3.3 V USB 3.1 Dual Channel High Gain Linear Redriver"}]}],"documentations":[{"taxonomyId":1169,"documentType":"Data Sheet","documentOfficialType":"Data Sheets","abbreviation":"Datasheets","numberOf":6},{"taxonomyId":1169,"documentType":"Application Notes","documentOfficialType":"Application Notes","abbreviation":"AppNotes","numberOf":14},{"taxonomyId":1169,"documentType":"Models","documentOfficialType":"Simulation Models","abbreviation":"models","numberOf":2},{"taxonomyId":1169,"documentType":"Package Drawing","documentOfficialType":"Package Drawings","abbreviation":"drawing","numberOf":5},{"taxonomyId":1169,"documentType":"Software","documentOfficialType":"Software","abbreviation":"software","numberOf":2}],"referenceDesigns":[],"urlPath":"/receiver-driver"},{"blockId":1170,"diagramId":241,"name":"RSECL/RSPECL","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[],"documentations":[],"referenceDesigns":[],"urlPath":"/rsecl-rspecl"},{"blockId":1171,"diagramId":241,"name":"Supervisory","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[{"id":694,"link":"/products/power-management/voltage-references-supervisors/voltage-supervisors?blockId=1171","name":"Voltage Supervisors","products":[{"partId":"MAX803","description":"Voltage Supervisor, Very Low Supply Current, 3-Pin Microprocessor, Reset Monitor"},{"partId":"MC33161","description":"Voltage Supervisor, Universal Voltage Monitor"},{"partId":"MC33164","description":"Voltage Supervisor, Micropower Undervoltage Sensing Circuit"},{"partId":"MC34064","description":"Voltage Supervisor, Undervoltage Sensing Circuit"},{"partId":"MC34164","description":"Voltage Supervisor, Micropower Undervoltage Sensing Circuit"},{"partId":"NCP304A","description":"Voltage Detector with Reverse Pin Out"},{"partId":"NCP308","description":"Voltage Supervisor, Ultra Low Quiescent Current, Programmable Delay Time"}]}],"documentations":[{"taxonomyId":1171,"documentType":"Eval Board","documentOfficialType":"Evaluation Board Documents","abbreviation":"boards","numberOf":18},{"taxonomyId":1171,"documentType":"Package Drawing","documentOfficialType":"Package Drawings","abbreviation":"drawing","numberOf":10},{"taxonomyId":1171,"documentType":"Application Notes","documentOfficialType":"Application Notes","abbreviation":"AppNotes","numberOf":2},{"taxonomyId":1171,"documentType":"Models","documentOfficialType":"Simulation Models","abbreviation":"models","numberOf":3},{"taxonomyId":1171,"documentType":"Software","documentOfficialType":"Software","abbreviation":"software","numberOf":3},{"taxonomyId":1171,"documentType":"Design Notes","documentOfficialType":"Design Notes","abbreviation":"Design-Notes","numberOf":1},{"taxonomyId":1171,"documentType":"Data Sheet","documentOfficialType":"Data Sheets","abbreviation":"Datasheets","numberOf":6},{"taxonomyId":1171,"documentType":"Video","documentOfficialType":"Videos","abbreviation":"Video","numberOf":4},{"taxonomyId":1171,"documentType":"User's Manual","documentOfficialType":"User's Manual","abbreviation":"UsersManual","numberOf":1},{"taxonomyId":1171,"documentType":"Conformance Report","documentOfficialType":"Conformance Reports","abbreviation":"Conformance-Report","numberOf":1}],"referenceDesigns":[],"urlPath":"/supervisory"},{"blockId":1172,"diagramId":241,"name":"Translator","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[{"id":648,"link":"/products/timing-signal-conditioning/clock-data-distribution/translators?blockId=1172","name":"Translators","products":[{"partId":"MC100ELT23","description":"Translator, Dual Differential PECL to TTL"},{"partId":"MC100EP90","description":"Translator, Triple ECL Input to LVPECL / PECL Output"},{"partId":"MC100EPT26","description":"Translator, 1:2 Fanout Differential LVPECL / LVDS to LVTTL"},{"partId":"MC100EPT21","description":"Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator"},{"partId":"MC100EPT22","description":"Translator, Dual LVTTL / LVCMOS to Differential LVPECL"},{"partId":"MC100EPT23","description":"Translator, Dual Differential LVPECL to LVTTL"},{"partId":"MC100EPT25","description":"Translator, Differential LVECL / ECL to LVTTL"},{"partId":"MC100LVELT23","description":"Translator, Dual Differential LVPECL to LVTTL"},{"partId":"MC100LVELT22","description":"Translator, Dual LVTTL / LVCMOS to Differential LVPECL"},{"partId":"NB100LVEP91","description":"Translator, AnyLevel™ Positive Input to NECL Output Voltage"},{"partId":"NB3N4666C","description":"Quad LVCMOS Differential Line Receiver Translator, 3.3 V"}]}],"documentations":[{"taxonomyId":1172,"documentType":"Package Drawing","documentOfficialType":"Package Drawings","abbreviation":"drawing","numberOf":7},{"taxonomyId":1172,"documentType":"Data Sheet","documentOfficialType":"Data Sheets","abbreviation":"Datasheets","numberOf":11},{"taxonomyId":1172,"documentType":"Models","documentOfficialType":"Simulation Models","abbreviation":"models","numberOf":24},{"taxonomyId":1172,"documentType":"Application Notes","documentOfficialType":"Application Notes","abbreviation":"AppNotes","numberOf":21}],"referenceDesigns":[],"urlPath":"/translator"},{"blockId":1173,"diagramId":241,"name":"VCO","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[{"id":669,"link":"/products/timing-signal-conditioning/clock-generation/voltage-controlled-oscillators-vcos?blockId=1173","name":"Voltage Controlled Oscillators (VCOs)","products":[{"partId":"MC100EL1648","description":"Voltage Controlled Oscillator, ECL, 5.0 V"},{"partId":"MC14046B","description":"Phase Locked Loop"}]}],"documentations":[{"taxonomyId":1173,"documentType":"Application Notes","documentOfficialType":"Application Notes","abbreviation":"AppNotes","numberOf":16},{"taxonomyId":1173,"documentType":"Package Drawing","documentOfficialType":"Package Drawings","abbreviation":"drawing","numberOf":3},{"taxonomyId":1173,"documentType":"Data Sheet","documentOfficialType":"Data Sheets","abbreviation":"Datasheets","numberOf":2}],"referenceDesigns":[],"urlPath":"/vco"},{"blockId":1174,"diagramId":241,"name":"Zero Delay Buffer","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[{"id":836,"link":"/products/timing-signal-conditioning/clock-generation/zero-delay-buffers?blockId=1174","name":"Zero Delay Buffers","products":[{"partId":"NB2304A","description":"Zero Delay Buffer, 3.3 V, Quad Output"},{"partId":"NB2305A","description":"Zero Delay Buffer, 3.3 V, Five Output"},{"partId":"NB2309A","description":"Zero Delay Buffer, 3.3 V, Nine Output"}]}],"documentations":[{"taxonomyId":1174,"documentType":"Data Sheet","documentOfficialType":"Data Sheets","abbreviation":"Datasheets","numberOf":3},{"taxonomyId":1174,"documentType":"Models","documentOfficialType":"Simulation Models","abbreviation":"models","numberOf":4},{"taxonomyId":1174,"documentType":"Package Drawing","documentOfficialType":"Package Drawings","abbreviation":"drawing","numberOf":4}],"referenceDesigns":[],"urlPath":"/zero-delay-buffer"},{"blockId":10720,"diagramId":241,"name":"Clock Module","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[],"documentations":[],"referenceDesigns":[],"urlPath":"/clock-module"},{"blockId":10721,"diagramId":241,"name":"HCSL","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[{"id":547,"link":"/products/timing-signal-conditioning/clock-data-distribution/drivers-fanout-buffers?blockId=10721","name":"Drivers & Fanout Buffers","products":[{"partId":"NB4N111K","description":"Clock Fanout Buffer, 1:10 Differential, 3.3 V, with HCSL Level Output"},{"partId":"NB4N121K","description":"Clock Fanout Buffer, 1:21 Differential, 3.3 V, with HCSL Level Output"},{"partId":"NB3N106K","description":"Clock Fanout Buffer, 1:6 Differential, 3.3 V, with HCSL Outputs"},{"partId":"NB3N111K","description":"Clock / Data Fanout Buffer, 1:10 Differential, 3.3 V, with HCSL Outputs"},{"partId":"NB3N121K","description":"Clock / Data Fanout Buffer, 1:21 Differential, 3.3 V, with HCSL Outputs"}]}],"documentations":[{"taxonomyId":10721,"documentType":"Package Drawing","documentOfficialType":"Package Drawings","abbreviation":"drawing","numberOf":3},{"taxonomyId":10721,"documentType":"Data Sheet","documentOfficialType":"Data Sheets","abbreviation":"Datasheets","numberOf":5},{"taxonomyId":10721,"documentType":"Application Notes","documentOfficialType":"Application Notes","abbreviation":"AppNotes","numberOf":7},{"taxonomyId":10721,"documentType":"Models","documentOfficialType":"Simulation Models","abbreviation":"models","numberOf":2}],"referenceDesigns":[],"urlPath":"/hcsl"},{"blockId":10722,"diagramId":241,"name":"Pre-Emphasis/ Equalization","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[{"id":547,"link":"/products/timing-signal-conditioning/clock-data-distribution/drivers-fanout-buffers?blockId=10722","name":"Drivers & Fanout Buffers","products":[{"partId":"NB7VQ1006M","description":"Fanout Buffer, Equalizer Receiver, 10 Gbps, 1.8 V / 2.5 V, with 1:6 Differential CML Outputs"},{"partId":"NB7VPQ16M","description":"Pre-Emphasis Copper / Cable Driver, 12.5 Gbps, Programmable, 1.8 V / 2.5 V, with Selectable Equalizer Receiver"},{"partId":"NB7VQ572M","description":"Differential 4:1 Mux w/Input Equalizer to 1:2 CML Clock/Data Fanout / Translator"},{"partId":"NB7VQ14M","description":"Clock / Data CML Fanout Buffer, 1:4 Differential, 1.8 V / 2.5 V / 3.3 V, 8 GHz, 14 Gbps, with Selectable Input Equalizer"}]},{"id":101926,"link":"/products/timing-signal-conditioning/signal-conditioning/redrivers?blockId=10722","name":"Redrivers","products":[{"partId":"NB7VPQ904M","description":"1.8V USB Type-C™ DisplayPort™ ALT Mode 10Gbps Linear Redriver"},{"partId":"NB7NPQ7022M","description":"3.3 V USB 3.1 Dual Channel High Gain Linear Redriver"}]}],"documentations":[{"taxonomyId":10722,"documentType":"Data Sheet","documentOfficialType":"Data Sheets","abbreviation":"Datasheets","numberOf":5},{"taxonomyId":10722,"documentType":"Package Drawing","documentOfficialType":"Package Drawings","abbreviation":"drawing","numberOf":5},{"taxonomyId":10722,"documentType":"Software","documentOfficialType":"Software","abbreviation":"software","numberOf":2},{"taxonomyId":10722,"documentType":"Application Notes","documentOfficialType":"Application Notes","abbreviation":"AppNotes","numberOf":3}],"referenceDesigns":[],"urlPath":"/pre-emphasis-equalization"},{"blockId":10723,"diagramId":241,"name":"Skew Tuner","description":"","referenceDesignImage":null,"referenceDesignImageLink":null,"productTaxonomies":[{"id":586,"link":"/products/timing-signal-conditioning/clock-data-distribution/skew-management?blockId=10723","name":"Skew Management","products":[{"partId":"MC100EP195","description":"3.3 V ECL Programmable Delay Chip"},{"partId":"NB6L295","description":"Dual Channel Programmable Delay Line with LVPECL Output"},{"partId":"MC100EP196B","description":"3.3 V ECL Programmable Delay Chip with FTUNE"},{"partId":"MC100EP196","description":"3.3 V ECL Programmable Delay Chip"},{"partId":"MC100EP195B","description":"3.3 V ECL Programmable Delay Chip"},{"partId":"NB6L295M","description":"Dual Channel Programmable Delay Line with CML Output"}]}],"documentations":[{"taxonomyId":10723,"documentType":"Package Drawing","documentOfficialType":"Package Drawings","abbreviation":"drawing","numberOf":3},{"taxonomyId":10723,"documentType":"Models","documentOfficialType":"Simulation Models","abbreviation":"models","numberOf":4},{"taxonomyId":10723,"documentType":"Data Sheet","documentOfficialType":"Data Sheets","abbreviation":"Datasheets","numberOf":6},{"taxonomyId":10723,"documentType":"Application Notes","documentOfficialType":"Application Notes","abbreviation":"AppNotes","numberOf":14},{"taxonomyId":10723,"documentType":"Eval Board","documentOfficialType":"Evaluation Board Documents","abbreviation":"boards","numberOf":1}],"referenceDesigns":[],"urlPath":"/skew-tuner"}]