Introduction

The Power MOSFET is a very popular switching device used in switching power supplies and DC-DC converters. Their operation frequency is being continuously increased to reduce size and increase power density. This causes high di/dt, intensifies the negative effect from parasitic inductances, and results in high voltage spike between the Power MOSFET drain and source during device turn off. The spike is worst at power on due to empty bulk capacitors and small inductance because the transformer primary side inductance almost reaches the level of leakage inductance. Fortunately, the Power MOSFET is equipped to withstand a certain level of stress, unnessssitating expensive protection circuits. This note presents an effective way to determine the applicability of a Power MOSFET in an application. The designers can balance between cost and reliability.

1. A Rating System: Single Pulse UIS SOA

The Fairchild Power Discrete Group has introduced a rating system that specifies the Power MOSFET capability for single pulse Unclamped Inductive Switching (UIS).\(^[1]\) This system enables easy determination and/or estimation of device feasibility in any application with simple parameters: the peak current through the Power MOSFET during avalanche (\(I_{AS}\)), the junction temperature at the start of the UIS pulse (\(T_j\)), and the time the Power MOSFET remains in avalanche (\(t_{AV}\)). By plotting \(I_{AS}\) and \(t_{AV}\) on a graph the user can check the UIS capability of the device. The application specific part of Fairchild UltraFET\(^\text{®}\) and Power-Trench\(^\text{®}\) provide such rating chart, and a part of QFET\(^\text{TM}\) datasheets will soon be updated.

![UIS Waveforms](image)

Figure 1. UIS Waveforms
2. Over-Voltage Conditions
The over-voltage conditions in actual applications can be classified into two different groups. One is when the drain-source voltage of Power MOSFET exceeds the specified absolute maximum rating but is still short of the breakdown voltage of the device. This is not an avalanche situation and the device feasibility can be determined through junction temperature analysis. Another is when the device breaks down and goes into avalanche mode. The Rating System is a great tool for avalanche mode analysis.

3. Avalanche Mode Analysis
When the Power MOSFET avalanches, the drain-source voltage is clamped to its effective breakdown voltage and the current is commutated through a parasitic antiparallel diode. Figure 2 shows typical avalanche waveforms in switching power supplies. The drain-source voltage is over 1kV and a commutating current is observed.

![Figure 2. Device Breakdown, 800V Rated MOSFET](image)

The UIS Rating System is very useful in dealing with avalanche situations. There are three areas in the UIS SOA graph as indicated in Figure 3: (1) above and right of the 25°C line, (2) below and left of the maximum junction temperature line, (3) in between the two lines. (1) and (2) are easy to determine: the device is within the UIS rating ((2)), or beyond the rating ((1)). But the junction temperature of the Power MOSFET at the start of the UIS pulse is required to determine (3). The junction temperature analysis methods will be discussed later in detail.

This UIS Rating System can also be applied to repetitive pulses through superposition technique. Each UIS pulse is evaluated separately just as in single pulse. Usually, the last pulse in a series of power pulses occurs at the highest junction temperature and is therefore the worst stress. If the Power MOSFET is within the specified UIS rating for the last pulse, it is certainly within the UIS ratings for previous pulses which occurred at a lower junction temperature.[2]

![Figure 3. UIS Capability, FDP050AN06A0](image)
4. Junction Temperature Analysis

Generally, breakdown of the Power MOSFET seldom occurs even if the drain-source voltage exceeds the absolute maximum rating. The $BV_{DSS}$ of the Power MOSFET has a positive temperature coefficient as shown in Figure 4. It reaches about 990V at 120°C in this example. Therefore, a greater voltage is required to cause device breakdown at higher temperature. In many cases, the ambient temperature during the Power MOSFET operation is over 25°C and the power loss causes the junction temperature of the Power MOSFET to rise above the ambient temperature.

![Figure 4. Normalized BV$_{DSS}$ vs TJ, FQA11N90C](image)

Also, note that the $BV_{DSS}$ in Figure 4 is measured at 250µA of the drain current. In a real breakdown, the drain current reaches a much higher level and the breakdown voltage is even higher than the above value.

![Figure 5. Waveforms from Switching Power Supply, 600V rated MOSFET](image)
For practical purposes, an actual breakdown voltage in applications is chosen as 1.3 times the rated low current breakdown voltage\(^1\). Figure 5 is an example of this non-breakdown but over the absolute maximum rating. The peak drain-source voltage is 668V but there is no breakdown yet.

Even though the abnormal voltage spike did not cause a device breakdown, the junction temperature of the Power MOSFET should be kept below the specified maximum junction temperature to ensure reliability. The steady state junction temperature can be expressed as

\[
T_J = P_D R_{\Theta JC} + T_C
\]

where

- \(T_J\): junction temperature
- \(T_C\): case temperature
- \(P_D\): power dissipated in the junction
- \(R_{\Theta JC}\): steady state thermal resistance from junction to case

In many applications, however, the power dissipated in the Power MOSFET is pulsed rather than DC. When a power pulse is applied to the device, the peak junction temperature varies depending on peak power and pulse width. Thermal resistance at a given time is called transient thermal resistance and is expressed as

\[
Z_{\Theta JC}(t) = r(t) \times R_{\Theta JC}
\]

where \(r(t)\) is a time dependent factor regarding thermal capacity. For very short pulses, \(r(t)\) is quite small, but for long pulses it is nearly 1 and transient thermal resistance approaches the steady state thermal resistance. Most Fairchild Power MOSFET datasheets have a graph similar to that of Figure 6.

![Figure 6. Transient Thermal Response, FQA11N90C](image_url)

From this curve, the junction temperature can be obtained as follows:

\[
T_J = P_D Z_{\Theta JC}(t) + T_C
\]
For example, the calculation of the temperature rise resulting from single 2kW power pulse applied to FQA11N90C during 1µs can be expressed as follows:

$$T = P_D Z_{\Theta JC}(1\mu s)$$
$$= 2000 \times 1.49 \times 10^{-3} \approx 3^\circ C$$

The applied power is substantial but the temperature rise is only 3 degrees. Note that a power dissipation rating specified in the datasheet is a steady state power rating, and in a relatively short time the Power MOSFET can handle even greater power pulse.

In the above example, however, transient thermal resistance of 1µs is not available in Figure 6. In cases where the given time is too short and out of the graph range, the single pulse transient thermal resistance is known to be proportionate to the square root of time. So $Z_{\Theta JC}(1\mu s)$ becomes

$$Z_{\Theta JC}(1\mu s) = Z_{\Theta JC}(10\mu s) \times \sqrt{1\mu s / 10\mu s}$$
$$= 4.72 \times 10^{-3} \times \sqrt{0.1} = 1.49 \times 10^{-3}$$

where

$Z_{\Theta JC}(10\mu s)$: taken from Figure 6

The above thermal response is based on a rectangular power pulse. It is possible to obtain a response for arbitrary shapes. However, since the mathematical solution would be very complex, it would be easiest to convert it to an equivalent rectangular pulse. Some examples for triangular and sine wave power pulses are shown in Figure 7.

![Figure 7. Conversion of Power Pulses](image)

The equation (3) can also be applied to applications that have repetitive pulses. The transient thermal resistance for repetitive pulses can be approximated as follows

$$Z_{\Theta JC}(t) = \left[ \frac{t_1}{t_2} + \left( 1 - \frac{t_1}{t_2} \right) \frac{r(t_1 + t_2) + r(t_1) - r(t_2)}{R_{\Theta JC}} \right] R_{\Theta JC}$$

$$= \frac{t_1}{t_2} R_{\Theta JC} + \left( 1 - \frac{t_1}{t_2} \right) Z_{\Theta JC}(t_1 + t_2) + Z_{\Theta JC}(t_1) - Z_{\Theta JC}(t_2)$$  \hspace{1cm} (4)$$

where

t_1$: pulse width of the power pulse

t_2$: period of the power pulse
Assume a situation where the drain-source voltage of a Power MOSFET applied to a switching power supply exceeds its maximum rating specified in the datasheet during delay time to protection activation while conducting short circuit test. The specific conditions are as follows: FQA9N90C switching device, 100ns $t_{AV}$, 9.2$\mu$s period, and 20ms delay time. In this case, the transient thermal resistance becomes

$$Z_{\theta JC}(t) = 0.01 \times Z_{\theta JC}(20\text{ms}) + (1 - 0.01) \times Z_{\theta JC}(9.3\mu\text{s}) + Z_{\theta JC}(100\text{ns}) - Z_{\theta JC}(9.2\mu\text{s}) = 0.00274$$

If a 5kW power loss is assumed during avalanche, the resulting junction temperature rise will be

$$\Delta T = 5\text{kW} \times 0.00274 \text{°C/W} = 13.7\text{°C}$$

This is an additional junction temperature rise caused by avalanche. Therefore, the system designer should first calculate the junction temperature of a normal operation, and then add the above value to obtain the transient junction temperature during avalanche. This temperature should be kept below the maximum allowable junction temperature with some safety margin according to the designer's choice.

5. Conclusions

The system designers are frequently forced to determine the applicability of a Power MOSFET to their application. This can be done by using the avalanche mode analysis and/or junction temperature analysis which are very practical.

References


**TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

<table>
<thead>
<tr>
<th>Trademark</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACEx™</td>
<td>FACT Quiet Series™</td>
</tr>
<tr>
<td>ActiveArray™</td>
<td>Isoplanar™</td>
</tr>
<tr>
<td>Bottomless™</td>
<td>LittleFET™</td>
</tr>
<tr>
<td>CoolFET™</td>
<td>Microcoupler™</td>
</tr>
<tr>
<td>CROSSVOLT™</td>
<td>MicroFET™</td>
</tr>
<tr>
<td>DOME™</td>
<td>MicroPak™</td>
</tr>
<tr>
<td>EcoSPARK™</td>
<td>MicroWire™</td>
</tr>
<tr>
<td>E²CMOS™</td>
<td>Quiet electronics™</td>
</tr>
<tr>
<td>EnSigna™</td>
<td>Quiet Series™</td>
</tr>
<tr>
<td>FACT™</td>
<td>RapidConnect™</td>
</tr>
<tr>
<td>Formative or</td>
<td>Silent Switcher™</td>
</tr>
<tr>
<td>ImpLED Disconnect™</td>
<td>Smart Start™</td>
</tr>
<tr>
<td>Across the board.</td>
<td>TruTranslation™</td>
</tr>
<tr>
<td>Around the world.</td>
<td>UltraFET™</td>
</tr>
<tr>
<td>The Power Franchise</td>
<td>VCX™</td>
</tr>
<tr>
<td>Programmable Active Droop™</td>
<td></td>
</tr>
</tbody>
</table>

**DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

**LIFE SUPPORT POLICY**

FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:
1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

**PRODUCT STATUS DEFINITIONS**

**Definition of Terms**

<table>
<thead>
<tr>
<th>Datasheet Identification</th>
<th>Product Status</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Advance Information</td>
<td>Formative or In Design</td>
<td>This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.</td>
</tr>
<tr>
<td>Preliminary</td>
<td>First Production</td>
<td>This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.</td>
</tr>
<tr>
<td>No Identification Needed</td>
<td>Full Production</td>
<td>This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.</td>
</tr>
<tr>
<td>Obsolete</td>
<td>Not In Production</td>
<td>This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.</td>
</tr>
</tbody>
</table>