

XGS45M_PGA251_SER_FBD_HEAD

Page	Description
1	Title Page
2	Block Diagram
3	Sensor Signal
4	Sensor Power
5	Power
6	Clock and Reset
7	External Interfaces


Rev	Who	Date	Description
Rev 0.0	skumar	16AUG18	- Used XGS12M_LGA171_SER_FRAMEBUFFER as a base schematic
		27AUG18	- Replaced C71,C75,C77,C133,C135 to 10uF from 4.7uF, C69, C73, C111, C148 to 10uF from 2.2uF
		28AUG18	- Arranged MIPI signals of each phy to the two lower data lanes - Added C178-C198
		30AUG18	- Renamed the MIPI signals as per PHY channel - Replaced U10 and U19 with NCV6324(Switcher) from NCP5662
		03SEP18	- Replaced U14 to NCP135 from LT3022IDH-ADJ
		05SEP18	- Connected socket and Lens Mounting holes to GND - Redesigned the Power supply - Replaced NLV7SZ97D with NLSX5014 - Removed P36 - Moved DEMO_TRIGGER2 to Spare1
Rev 0.1	skumar	12SEP18	- Added level translator for the reset signal from push button to AND gate
Rev 0.2	skumar	16JAN19	- Swapped CK_HB_MCLK_FB with S_CLK at U4 (NLSX5014) to ease layout - Replaced C72 with 470nF, C70 ,C74, C76 , C128 and C149 with 220nF, C78 with 680nF from 100nF - Assigned DNP property to C2



ON Semiconductor®


Title Page		
Size C	Document Name XGS45M_PGA251_SER_FBD_HEAD	Rev 0.2
Date:	Wednesday, January 16, 2019	Sheet 1 of 7

Block Diagram






XGS45M in PGA251 pkg

+VDDIO_LS	4,5
VDD	4,5,6
VDD-PLL	4
VDDIO	4
VAA	4
VAA-PIX	4
VDD-SLVS	4
VAAPIX-BOOST	4
VAA-RD	4







(Note for layout: - Place these testpads near the framebuffer Demo3 I/F connector at the top side of PCB)



XGS45M in PGA251 pkg

+3V3	4,5
+VDDIO_LS	4,5,6
VDD	4
VDD-PLL	4
VDDIO	4
VDDIO	4
VAA	4
VAA-PIX	4
VDD-SLVS	4
VAAPIX-BOOST	4
VAA-RD	4






ON Semiconductor®

Title: Sensor Power		
Size: C	Document Name: XGS45M_PGA251_SER_FBD_HEAD	Rev: 0.2
Date: Wednesday, January 16, 2019	Sheet: 4 of 7	


Debug Headers: Cut away the shorted trace and mount header for power debugging

Power


ON BOARD 3.6V SUPPLY




VDD-PLL 2.8V SUPPLY




ON BOARD 3.0V SUPPLY




VAA 2.8V SUPPLY




ON BOARD 2.8V SUPPLY




VDD 1.2V SELECT




ON BOARD 2.8V SUPPLY




VAA-PIX 3.0V SUPPLY




ON BOARD 1.2V SUPPLY





VAAPIX-BOOST 3.0V SUPPLY




VAA-RD 3.0V SUPPLY




PERIPHERAL 5.0V SUPPLY




PERIPHERAL 3.3V SUPPLY




5V LED




VDDIO 1.8V / 2.8V SUPPLY




VDD-SLVS 1.2V / 0.4V SUPPLY




VDDSLVSPHY 0.4V SUPPLY





Tripod Mount




Socket




Lens Mount



Ground Testpoints



Mounting Holes




ON Semiconductor®

Title Power		
Size C	Document Name XGS45M_PGA251_SER_FBD_HEAD	Rev 0.2
Date: Wednesday, January 16, 2019	Sheet 5 of 7	


Clock and Reset

+5V0 4
 +3V3 4
 +VDDIO_LS 3,4,6

CLOCK CIRCUIT



RESET CIRCUIT



ON Semiconductor®



Title Clock and Reset		
Size C	Document Name XGS45M_PGA251_SER_FBD_HEAD	Rev 0.2
Date: Wednesday, January 16, 2019	Sheet 6	of 7

External Interface

+5V0_HB	4	+5V0_HB	4
+3V3_HB	4	+3V3_HB	4
+2V8_VAA_HB	4	+2V8_VDDIO_HB	4
+2V8_VDDIO_HB	4	+1V8_HB	4,5
+1V8_HB	4,5	+1V2_HB	4
+1V2_HB	4	+3V3_VDDIO_LS	4,5
+3V3_VDDIO_LS	4,5	+VDDIO_LS	3,4,5

I2C / 4-WIRE DEBUG HEADER


P23
 Jumper 1-2, 3-4, 5-6 & 7-8(default) - 4-WIRE Enabled
 Jumper 1-2, 3-4 & 7-9 - I2C Enabled
 Open All & Connect to external debugger - Test purpose



LENS CORRECTION EEPROM


NOTE: EEPROM I2C speed:
 400KHz: VDD-IO >= 2.5V
 100KHz: VDD-IO < 2.5V

Jumper 1-2 & 3-4 (default) - I2C EEPROM Enabled
 Open All - I2C EEPROM Disabled



EEPROM Address Switch Settings (P10):
 A2 = HIGH, A1 = LOW, A0 = LOW; Address => 0xA8 (default)
 A2 = HIGH, A1 = HIGH, A0 = LOW; Address => 0xAC
 A2 = LOW, A1 = HIGH, A0 = LOW; Address => 0xA4
 A2 = LOW, A1 = LOW, A0 = LOW; Address => 0xA0

HEADBOARD EEPROM



Open All (default) -
 EEPROM Disabled
 Jumper 1-2, 3-4 & 5-6 -
 EEPROM Enabled



Title External Interface		
Size C	Document Name XGS45M_PGA251_SER_FBD_HEAD	Rev 0.2
Date: Wednesday, January 16, 2019	Sheet 7	of 7