

# AR0135 iBGA63

## AR0135 iBGA63 Evaluation Board User's Manual



ON Semiconductor®

[www.onsemi.com](http://www.onsemi.com)

### Evaluation Board Overview

The evaluation boards are designed to demonstrate the features of ON Semiconductor's image sensors products. This headboard is intended to plug directly into the Demo3 system. Test points and jumpers on the board provide access to the clock, I/Os and other miscellaneous signals.

### Features

- Clock Input
  - ◆ Default – 27 MHz Crystal Oscillator
  - ◆ Optional Demo3 Controlled MCLK
- Two-wire Serial Interface
  - ◆ Selectable Base Address
- Parallel Interface
- ROHS Compliant

### Block Diagram

## EVAl BOARD USER'S MANUAL



Figure 1. AR0135AT Evaluation Board




Figure 2. Block Diagram of AR0135

# AR0135 iBGA63

## Top View




Figure 3. Top View of the Evaluation Board – Default Jumpers

## Bottom View





Figure 4. Bottom View of the Evaluation Board – Connector

# AR0135 iBGA63

## Jumper Pin Locations

The jumpers on headboards start with Pin 1 on the leftmost side of the pin. Grouped jumpers increase in pin size with each jumper added.



**Figure 5. Pin Locations for a Single Jumper.**  
Pin 1 is Located at the Leftmost Side and Increases as it Moves to the Right



**Figure 6. Pin Locations and Assignments of Grouped Jumpers.**  
Pin 1 is Located at the Top-Left Corner and Increases in a Zigzag Fashion Shown in the Picture

## Jumper/Header Functions & Default Positions

**Table 1. JUMPERS AND HEADERS**

Jumper/Header No.	Jumper/Header Name	Pins	Description
P3	VPP	Open	OTPM programming voltage not supplied
P4	SADDR	2-3 (Default)	I <sup>2</sup> C Address set to 0x20
		1-2	I <sup>2</sup> C Address set to 0x30
P5	Mode	2-3 (Default)	Set to Normal Mode
		Open	Set to Test Mode
P6	OE_N	2-3 (Default)	Parallel Output Enabled
		Open	Parallel Output Disabled; HiSPi Output Enabled
P7	FLASH	1	+5V0
		2	GND
		3	FLASH
		4	+3V3
P8	STANBY	2-3 (Default)	Normal Mode
		1-2	Standby Mode
P14	Analog Test	1-2 (Default)	ATEST -> GND
P16	VDD_IO	1-2 (Default)	1.8 V Operation of Sensor
		2-3	2.8 V Operation of Sensor
P18	HiSPi Mode	1-2 (Default)	SLVS Mode
		2-3	Hi-VCM Mode

# AR0135 iBGA63

**Table 1. JUMPERS AND HEADERS** (continued)

Jumper/Header No.	Jumper/Header Name	Pins	Description
P19	Master Clock	1-2 (Default)	On-Board Oscillator (27 MHz)
		2-3	AR0140AT Evaluation Board MCLK
P24	I <sup>2</sup> C	1-2 & 3-4 (Default)	Demo 3 SCL & SDA connected to sensor SCL & SDA respectively
P27	EEPROM Address Sel.	3-4 Open & 1-2 Closed (Default)	EEPROM Address set to 0xA8
		3-4 Open & 1-2 Closed	EEPROM Address set to 0xAC
		3-4 Open & 1-2 Closed	EEPROM Address set to 0xA4
		3-4 Open & 1-2 Closed	EEPROM Address set to 0xA0
P28	TRIGGER	1-2	Trigger Input Enabled
		Open (Default)	Connect Generator Between Pin 1 and GND
SW1	RESET	N/A	When pushed, 240 ms reset signal will be sent to AR0135AT

### Interfacing to ON Semiconductor Demo3 Baseboard

The ON Semiconductor Demo 3 baseboard has a similar 52-pin connector which mates with J1 of the headboard. The four mounting holes secure the baseboard and the headboard with spacers and screws.

### Shorted Jumpers for Power Measurement

Different supplies to the evaluation board are provided by trace shorted jumper, for any voltage and power measurements. To conduct current for current measurement on a given power rail, cut the trace between the two pins of their respective JP, and insert an ammeter prior to powering up the system. The figure below shows where the trace to cut is located.

**Table 2. SHORTENED JUMPERS FOR POWER MEASUREMENT**

Jumper	Voltage
JP1 (From Demo3)	5.0 V
JP2 (Peripheral 3.3 V)	3.3 V
JP3 (VDDIO_LS)	1.8 V
JP4 (VDDIO)	1.8 V
JP7 (VDD)	1.8 V
JP8 (VDD-SLVS)	1.8 V
JP9 (VDD-PLL)	2.8 V
JP10 (VAA)	2.8 V
JP11 (VAA-PIX)	2.8 V
JP18 (VDD-SLVS)	0.4 V



**Figure 7. Top and Bottom View of Shorted Jumper. The Bottom View Shows the Trace Location to Cut for Current Measurement**

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

The evaluation board/kit (research and development board/kit) (hereinafter the "board") is not a finished product and is not available for sale to consumers. The board is only intended for research, development, demonstration and evaluation purposes and will only be used in laboratory/development areas by persons with an engineering/technical training and familiar with the risks associated with handling electrical/mechanical components, systems and subsystems. This person assumes full responsibility/liability for proper and safe handling. Any other use, resale or redistribution for any other purpose is strictly prohibited.

**THE BOARD IS PROVIDED BY ONSEMI TO YOU "AS IS" AND WITHOUT ANY REPRESENTATIONS OR WARRANTIES WHATSOEVER. WITHOUT LIMITING THE FOREGOING, ONSEMI (AND ITS LICENSORS/SUPPLIERS) HEREBY DISCLAIMS ANY AND ALL REPRESENTATIONS AND WARRANTIES IN RELATION TO THE BOARD, ANY MODIFICATIONS, OR THIS AGREEMENT, WHETHER EXPRESS, IMPLIED, STATUTORY OR OTHERWISE, INCLUDING WITHOUT LIMITATION ANY AND ALL REPRESENTATIONS AND WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, NON-INFRINGEMENT, AND THOSE ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE CUSTOM OR TRADE PRACTICE.**

**onsemi** reserves the right to make changes without further notice to any board.

You are responsible for determining whether the board will be suitable for your intended use or application or will achieve your intended results. Prior to using or distributing any systems that have been evaluated, designed or tested using the board, you agree to test and validate your design to confirm the functionality for your application. Any technical, applications or design information or advice, quality characterization, reliability data or other services provided by **onsemi** shall not constitute any representation or warranty by **onsemi**, and no additional obligations or liabilities shall arise from **onsemi** having provided such information or services.

**onsemi** products including the boards are not designed, intended, or authorized for use in life support systems, or any FDA Class 3 medical devices or medical devices with a similar or equivalent classification in a foreign jurisdiction, or any devices intended for implantation in the human body. You agree to indemnify, defend and hold harmless **onsemi**, its directors, officers, employees, representatives, agents, subsidiaries, affiliates, distributors, and assigns, against any and all liabilities, losses, costs, damages, judgments, and expenses, arising out of any claim, demand, investigation, lawsuit, regulatory action or cause of action arising out of or associated with any unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of any products and/or the board.

This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and may not meet the technical requirements of these or other related directives.

FCC WARNING – This evaluation board/kit is intended for use for engineering development, demonstration, or evaluation purposes only and is not considered by **onsemi** to be a finished end product fit for general consumer use. It may generate, use, or radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment may cause interference with radio communications, in which case the user shall be responsible, at its expense, to take whatever measures may be required to correct this interference.

**onsemi** does not convey any license under its patent rights nor the rights of others.

LIMITATIONS OF LIABILITY: **onsemi** shall not be liable for any special, consequential, incidental, indirect or punitive damages, including, but not limited to the costs of requalification, delay, loss of profits or goodwill, arising out of or in connection with the board, even if **onsemi** is advised of the possibility of such damages. In no event shall **onsemi**'s aggregate liability from any obligation arising out of or in connection with the board, under any theory of liability, exceed the purchase price paid for the board, if any.

The board is provided to you subject to the license and other terms per **onsemi**'s standard terms and conditions of sale. For more information and documentation, please visit [www.onsemi.com](http://www.onsemi.com).

## PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Email Requests to: [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**onsemi Website:** [www.onsemi.com](http://www.onsemi.com)

### TECHNICAL SUPPORT

**North American Technical Support:**

Voice Mail: 1 800-282-9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

**Europe, Middle East and Africa Technical Support:**

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative