

# ON Semiconductor

## Is Now

# onsemi™

To learn more about onsemi™, please visit our website at  
[www.onsemi.com](http://www.onsemi.com)

---

**onsemi** and **onsemi** and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi** product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.



## An Introduction to LDO Early Warning Function

### Abstract

In today's world of high speed, high power processors, new demands have been placed on the power source regulator. One example is the need to inform the processor in advance of an impending drop in supply voltage below a critical value. A common supervisory feature found in automotive LDOs is the Reset signal. When the input voltage is disconnected or lower than minimum operating voltage, the output voltage of regulator will decrease below the reset function threshold and the LDO activates a processor reset output. When an unanticipated Reset signal is received by the processor, important data is often lost because it has no time to save that data.

This application note describes in detail the LDO Early Warning feature, which prevents the aforementioned loss of data by monitoring the input voltage and warning the processor in advance of an impending condition where a Reset signal will occur.

### Introduction

Low-dropout ("LDO") series regulators are often selected to power microprocessor ( $\mu\text{P}$ ) devices in critical systems. LDO devices designed for these applications typically include a logic-level Reset output to interface with the processor. When the regulator output voltage is within tolerance limits, the Reset output will be high. When the output voltage falls below a preset or user-programmed level, either due to overload or low input voltage, the Reset output is asserted low. Often, assertion of the Reset output is delayed by interposing a timer between the comparator and output. The delay timer provides immunity to transient events that will not pose a threat to the system. Figure 1 depicts the block diagram and operating input-output waveforms of a basic LDO series regulator with Reset function.

Despite the control advantages afforded by LDO devices with integrated Reset functions, they may not protect the system against all potential consequences of loss or interruption of the regulator input voltage. If the input voltage drops below the minimum level required to maintain the output in regulation, an unanticipated Reset output state change can occur, which may reset the processor before critical data has been saved and/or benign system conditions established.

Figure 2 represents a graphical depiction of this scenario. LDO input voltage, output voltage, and Reset output (RO) are all plotted as a function of time during an input voltage ramp down. As input voltage decays, three distinct operational regions are encountered:

ON Semiconductor®

<http://onsemi.com>

### APPLICATION NOTE




Figure 1. Basic LDO with Reset

**Regulation region.** Here, the input-output differential voltage ( $V_{\text{IN}} - V_{\text{OUT}}$ ) exceeds the LDO maximum dropout voltage and  $V_{\text{out}}$  is relatively independent of  $V_{\text{in}}$ .

**Pre-dropout region.** This region, which begins approximately where the decaying input-output differential voltage crosses the LDO maximum dropout voltage, is characterized by degraded line regulation.  $V_{\text{out}}$  may remain within the specified tolerance band, but exhibits a marked  $V_{\text{IN}}$  dependence.

**Dropout region.** From this point onward, the LDO is in dropout and  $V_{\text{out}}$  falls in lockstep with decaying  $V_{\text{IN}}$ . The LDO output is no longer in regulation and RO is asserted.




Figure 2. LDO Reaction to Decaying Input Voltage

One practical solution to this problem is the detection of  $V_{IN}$  approaching the pre-dropout region, combined with an additional logic path between LDO and processor. This logic output allows the LDO regulator to provide the host processor with early warning of an impending unplanned assertion of the Reset output.





Figure 3. Early Warning Implemented by Input Voltage Detection

The processor can then be programmed to implement appropriate countermeasures to prevent loss of data or other undesirable consequential events. LDO regulator devices are now available with an integrated Early Warning  $V_{IN}$  monitoring function, typically consisting of a reference, comparator, and logical output driver.


Figure 3 describes the operating characteristics of this feature during decay on the regulator input voltage,  $V_{IN}$ . For this example, the input voltage sense (early warning)

output SO is designed to change state as  $V_{IN}$  crosses 5.9 V, and the Reset output (RO) is designed to change state when the regulator output voltage crosses 4.65 V. The consequential Warning time (labeled  $T_{warning}$ ) is a direct function of the difference between the SI and Reset thresholds, and an inverse function of the rate of regulator input voltage decay.

Figures 4a and 4b depict simplified block diagrams of an LDO regulator product family with integral early warning function, the NCV8667. In both figures, the elements that comprise the early warning function are outlined by a dashed line. The early warning input pin is labeled SI (sense in) and the early warning output logic-level pin is labeled SO (sense out).



(4a)




(4b)

Figure 4. LDO Devices Incorporating an Early Warning Function

The regulator of Figure 4a includes an internal resistor divider to scale the input sense (SI) threshold, whereas the regulator of Figure 4b does not. With the latter device, an external resistor divider is required to set the threshold. The internal divider resistance of 1 M $\Omega$  can achieve a lower quiescent current contribution than practical values of precision external resistors, and is switched out when the regulator is not enabled, markedly reducing standby current.

**New EW resistor divider idea**

Consider Adjustable Early Warning Threshold option where is the EW threshold is adjusted by external EW resistor divider as shown in Figure 5. The values for  $R_{SI1}$  and  $R_{SI2}$  are selected for a typical threshold (i.e. 1.25 V) on the SI pin according to eq.1 and eq.2 where  $V_{in\_EW(th)}$  is demanded value of input voltage at which Early Warning signal has to be generated. The higher the values of resistors  $R_{SI1}$  and  $R_{SI2}$  are, the lower is current flowing through the resistor divider. Because the divider is put outside the chip more quiescent current flows from the battery. The values of resistors are usually limited to few hundreds of kilohms (i.e. 200 k $\Omega$  or 250 k $\Omega$ ).




**Figure 5. An LDO with External EW Divider**

$$V_{in\_EW(th)\_Low} = 1.25 \left( 1 + \frac{R_{SI1}}{R_{SI2}} \right) \quad (eq. 1)$$

$$R_{SI1} = R_{SI2} \left( \frac{V_{in\_EW(th)\_Low}}{1.25} - 1 \right) \quad (eq. 2)$$

The benefit of internal EW resistor divider is shown in following example. There is an LDO with external EW divider shown in Figure 5 and NCV8667 with internal EW divider shown in Figure 6.



**Figure 6. NCV8667 with Internal EW Divider**

**Application Quiescent Current Reduction**

If  $V_{in\_EW\_th}$  is required to be set to 5.9 V using an Ultra Low  $I_q$  LDO with external EW resistor divider then:

$$R_{SI1} = 200 \text{ k}\Omega \quad R_{SI2} = 51 \text{ k}\Omega$$

$$I_{BAT} = I_{DIV} + I_{in} = 52.6 \mu\text{A} + 28 \mu\text{A} = 80.6 \mu\text{A}$$

\*  $I_{DIV}$  is current flowing through external EW resistor divider,  $I_q$  is quiescent current of an LDO

The advantage of an internal (on chip) EW resistor divider is that these resistor values can be significantly higher than external resistors and hence, lower quiescent current from battery. In the NCV8667/69 family the total internal EW divider resistance value is 1 M $\Omega$  (i.e.  $R_{SI\_int1} = 480 \text{ k}\Omega$  and  $R_{SI\_int2} = 520 \text{ k}\Omega$ ).

If  $V_{in\_EW\_th}$  is required to be set to 5.9 V using NCV8667 with internal EW divider only one external resistor  $R_{SI\_ext}$  is required:

$$R_{SI\_ext} = 150 \text{ k}\Omega$$

$$I_{BAT} = I_{in} = I_{DIV} + I_{in\_IC}^* = 50.6 \mu\text{A}$$

\*  $I_{DIV}$  includes current flowing through EW resistor divider including also  $R_{SI\_ext}$  current,  $I_{in\_IC}$  is quiescent current of the rest of IC @  $V_{in} = 13.2 \text{ V}$

The quiescent current from battery is 30  $\mu\text{A}$  lower when the EW resistors are internal compared to when they are external.

**Application Shutdown Current Reduction**

Quiescent current savings become more apparent in shutdown mode. During shutdown, the internal EW resistor divider of the NCV8667 is disconnected from battery via an internal switch.

$$I_{BAT} = I_{DIV} + I_{DIS} = 52.6 \mu\text{A} + 1 \mu\text{A} = 53.6 \mu\text{A}$$

\*  $I_{DIV}$  is current flowing through external EW resistor divider,  $I_{DIS}$  is shutdown current of an LDO

In case of NCV8667 there is no current flowing through the EW resistor divider because it is disconnected from supply by an internal switch and then:

$$I_{BAT} = I_{DIV} + I_{DIS} = 0 \mu\text{A} + 1 \mu\text{A} = 1 \mu\text{A}$$

\*  $I_{DIV}$  is current flowing through internal EW resistor divider ( $\sim 0 \mu\text{A}$  in shutdown mode),  $I_{DIS}$  is shutdown current

The difference is 52.6  $\mu\text{A}$  which is significant reduction of battery current in shutdown mode.

**Setting EW threshold using  $R_{SI\_ext}$**

Preset Early Warning Threshold options can be adjusted externally using  $R_{SI\_ext}$  resistor connected between input monitor SI and GND as shown in Figure 6. The value for  $R_{SI\_ext}$  is recommended to be selected in range from 50 k $\Omega$  to 250 k $\Omega$  and the voltage of EW threshold can be set according to Figure 7. The higher the  $R_{SI\_ext}$  resistance is the lower the overall Quiescent Current of the application (see Figure 8) is. General formulas for calculation of  $V_{in\_EW(th)\_L}$  and  $R_{SI\_ext}$  for selected preset Early Warning options are described by eq.3 and eq.4.

# AND9120/D

$$V_{in\_EW(th)\_Low} = 1.1 \left( 1 + \frac{R_{SI1} \times (R_{SI2} + R_{SI\_ext})}{R_{SI2} \times R_{SI\_ext}} \right) + 0.25 \quad (\text{eq. 3})$$

$$R_{SI\_ext} = 1.1 \left( \frac{R_{SI1} \times R_{SI2}}{R_{SI2} \times V_{in\_EW(th)\_Low} - 0.25} - 1.1 \times 10^6 \right) \quad (\text{eq. 4})$$




Figure 7. Input Voltage EW Threshold Low vs. R<sub>SI\_ext</sub> (calculated using E24 series)





Figure 8. Quiescent Current vs. R<sub>SI\_ext</sub> (calculated using E24 series)


**T<sub>warning</sub> Calculation**

The EW function can be used for checking minimum supply voltage required for reliable operation of the NCV8667. An on-chip comparator is available to provide the special signal to microprocessor. If the battery is decreasing (e.g. supply connector disconnection) the uP receives the information via SO signal which can be processed by dedicated DI pin of the uP. EW topology is illustrated in Figure 9.



**Figure 9. Early Warning Application Circuit**

The early warning function compares a voltage defined by the user to an internal reference voltage (i.e. 1.25 V). Therefore the supervised voltage has to be scaled down by external or internal voltage divider in order to compare it. The timing of EW is shown in Figure 10.



**Figure 10. Early Warning Timing**


When the input voltage decreases below preset EW threshold then SO output goes low. The input voltage drops continuously further and when output voltage decreases below reset threshold then RO output goes low as well causing uP reset. The time between assuring SO Low and RO Low is called T<sub>warning</sub> and provides to uP time to finish

necessary tasks before resitting. T<sub>warning</sub> time can be calculated by eq.5.

$$T_{warning} = \frac{(V_{in\_EW(th)\_Low} - V1) \cdot C_{in}}{I_{out}} + \frac{\ln \left[ \frac{V_{rt} - V1 + I_{out}R - \frac{1}{C_{out}}}{\frac{1}{C_{out}} \left( \frac{I_{out}(RC_{out} - 1)}{RC_{out}} \right)} \right]}{-\frac{C_{in} + C_{out}}{RC_{in}C_{out}}}$$

(eq. 5)

More details related to T<sub>warning</sub> calculation are shown in the Appendix 1. The T<sub>warning</sub> time depends on input and output capacitors values, EW threshold value and output load current. For better understanding see simplified schematic in Figure 11.




**Figure 11. Simplified Schematic for T<sub>warning</sub> Calculation**

Operating Conditions:

- V<sub>in</sub> = 13.2 V
- V<sub>EW\_th\_1</sub> = 5.89 V
- V<sub>rt</sub> = 4.65 V
- C<sub>in</sub> = 4.7 μF
- C<sub>out</sub> = 1 μF
- I<sub>out</sub> = 10 mA

Using eq.5 for calculation the T<sub>warning</sub> is 890 ms.

For determination of T<sub>warning</sub> also PSpice model of NCV8667[2] can be used. The schematic and simulation results for T<sub>warning</sub> can be seen in Figure 12 and Figure 13.



**Figure 12. Simplified Schematic for T<sub>warning</sub> Calculation**

# AND9120/D




Figure 13. PSpice Simulation Results for  $T_{warning}$

## Conclusion

The NCV8667/69 families bring significant reduction of both quiescent and shutdown currents in the battery supplied applications, and hence, enable longer battery life thanks to unique idea of internal EW resistor divider and internal disconnect switch.

The EW threshold can be adjusted with just one external resistor which saves number of components required for EW function and space on PCB.

## Reference:

1. NCV8667 datasheet  
[http://www.onsemi.com/pub\\_link/Collateral/NCV8667-D.PDF](http://www.onsemi.com/pub_link/Collateral/NCV8667-D.PDF)
2. PSpice model  
<http://www.onsemi.com/PowerSolutions/supportDoc.do?type=models&rpn=NCV8667>

APPENDIX 1: CALCULATION OF  $T_{warning}$

Schematic:




Figure 14.

Step 1: Regulation and Pre-dropout region

$$\Delta V = V_{in\_EW(th)\_Low} - V_1 \text{ (Input voltage before dropout)}$$

$$\text{Then } V_1 = V_{out} + V_{DO}$$

$$t_1 = \Delta V \cdot C_{in}/I$$

$$\text{And } I = I_{out} + I_q$$




Figure 15.

$$t_1 = \frac{(V_{in\_EW(th)\_Low} - V_1) \cdot C_{in}}{I}$$

Step 2: Dropout region

$$\Delta V = 5.3 \text{ V} - V_{rt} \text{ (typ. 4.75 V)}$$




Figure 16.

$$V_{Cin}(0) = V_1$$

$$V_{Cout}(0) = V_1 - IR$$

$$I_{out} = i_1 + i_2$$

$$1. \quad i_1(p)R + \frac{i_1(p)}{pC_{in}} + \frac{V_1}{p} - \frac{V_1}{p} + \frac{IR}{p} - \frac{i_2(p)}{pC_{out}} = 0,$$

$$i_2(p) = I_{out} - i_1(p)$$

$$i_1(p) \left( R + \frac{1}{pC_{in}} + \frac{1}{pC_{out}} \right) + I_{out} \left( \frac{R}{p} - \frac{1}{pC_{out}} \right) = 0$$

$$i_1(p) \left( R + \frac{1}{pC_{in}} + \frac{1}{pC_{out}} \right) + I_{out} \left( \frac{R}{p} - \frac{1}{pC_{out}} \right) = 0 \Rightarrow$$

$$i_1(p) = \frac{-I_{out}(RC_{out} - 1)}{RC_{out} \left( p + \frac{C_{in} + C_{out}}{RC_{in}C_{out}} \right)}$$

$$\frac{1}{p + a} \leftrightarrow e^{-at}$$

$$i_1(t) = \frac{-I_{out}(RC_{out} - 1)}{RC_{out}} e^{\frac{C_{in} + C_{out}}{RC_{in}C_{out}} t}$$

$$i_2(t) = I_{out} - i_1(t)$$

$$2. \quad \frac{1}{pC_{out}} i_2(p) + \frac{V_1}{p} - \frac{IR}{p} - \frac{V_{rt}}{p} = 0 \Rightarrow$$

$$V_{rt}(t) = \frac{1}{C_{out}} i_2(t) + u_1(t) - I_{out}R$$

$$V_{rt}(t) = \frac{1}{C_{out}} \left( I_{out} - \frac{-I_{out}(RC_{out} - 1)}{RC_{out}} e^{\frac{C_{in} + C_{out}}{RC_{in}C_{out}} t} \right) + V_1(t)$$

$$\frac{V_{rt} - V_1 + I_{out}R - \frac{1}{C_{out}}}{\frac{1}{C_{out}} \left( \frac{I_{out}(RC_{out} - 1)}{RC_{out}} \right)} = e^{\frac{C_{in} + C_{out}}{RC_{in}C_{out}} t} \Rightarrow t_2$$

$$\ln \left( \frac{V_{rt} - V_1 + I_{out}R - \frac{1}{C_{out}}}{\frac{1}{C_{out}} \left( \frac{I_{out}(RC_{out} - 1)}{RC_{out}} \right)} \right) \cdot \frac{C_{in} + C_{out}}{RC_{in}C_{out}} = t_2$$

$$T_{warning} = t_1 + t_2$$

$$T_{warning} = \frac{(V_{in\_EW(th)\_Low} - V_1) \cdot C_{in}}{I_{out}} + \frac{\ln \left( \frac{V_{rt} - V_1 + I_{out}R - \frac{1}{C_{out}}}{\frac{1}{C_{out}} \left( \frac{I_{out}(RC_{out} - 1)}{RC_{out}} \right)} \right)}{-\frac{C_{in} + C_{out}}{RC_{in}C_{out}}}$$

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
Email: [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

N. American Technical Support: 800-282-9855 Toll Free  
USA/Canada  
Europe, Middle East and Africa Technical Support:  
Phone: 421 33 790 2910  
Japan Customer Focus Center  
Phone: 81-3-5817-1050

ON Semiconductor Website: [www.onsemi.com](http://www.onsemi.com)  
Order Literature: <http://www.onsemi.com/orderlit>  
For additional information, please contact your local Sales Representative