

ON Semiconductor

Is Now

onsemi™

To learn more about onsemi™, please visit our website at
www.onsemi.com

onsemi and **onsemi** and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi** product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

Compensating the Negative Voltage Spike on the NCP1250 OPP Pin



ON Semiconductor®

<http://onsemi.com>

APPLICATION NOTE

The NCP1250 features a multi-function pin in which the user can implement Over Power Protection (OPP) and Over Voltage Protection (OVP). If you add a Negative Temperature Coefficient (NTC) resistor in parallel with the OVP Zener diode, you have a means to protect the adapter against thermal runaway. The typical schematic appears in Figure 1 where a Zener diode featuring a parasitic capacitor is represented. When building and testing this circuit, we noticed on several boards that a negative spike appeared on the OPP pin. We observed that the spike was more pronounced on boards where the layout was poor. The Zener diode type or brand also played a role in the spike amplitude.




Figure 1. Typical Schematic Around OPP Pin

The OPP pin voltage was captured in Figure 2. As we can see, we measured a negative voltage spike of -450 mV when the plateau is around -200 mV . If this excess of 250 mV is not harmful for the controller, it can in certain conditions,

especially when of stronger amplitude, disturb the controller operations. For this reason, it would be interesting to keep this spike down across the whole operating conditions.




Figure 2. OPP Pin Voltage at High Line and Full Load (Default configuration)

Let's study the equivalent structure around this OPP pin. We have a divider voltage created by the NTC and the OPP pin pull-down resistor (R_1). In parallel with each element, there is a capacitor: either it is purposely placed (C_1) or it manifests itself as a parasitic contributor. This is the case for the Zener diode capacitor (C_z) that is placed in parallel with the NTC. The combination of these four components creates a filter that can induce this negative voltage spike. The equivalent structure is shown in Figure 3.




Figure 3. Equivalent Structure Around OPP Pin

This structure is actually similar to an oscilloscope probe – with a divide-by-10 attenuator -in which R_1/C_1 could be the oscilloscope input impedance and NTC/C_z the oscilloscope probe. Let's derive the transfer function of this block where we call Z_1 R_1 in parallel with C_1 and Z_2 $R_{NTC} \parallel C_z$.

$$Z_1 = \frac{R_1 \frac{1}{sC_1}}{R_1 + \frac{1}{sC_1}} = \frac{R_1}{1 + sR_1C_1} \quad (eq. 1)$$

$$Z_2 = \frac{R_{NTC} \frac{1}{sC_z}}{R_{NTC} + \frac{1}{sC_z}} = \frac{R_{NTC}}{1 + sR_{NTC}C_z} \quad (eq. 2)$$

The transfer function is:

$$T(s) = \frac{Z_1}{Z_1 + Z_2} = \frac{\frac{R_1}{1 + sR_1C_1}}{\frac{R_1}{1 + sR_1C_1} + \frac{R_{NTC}}{1 + sR_{NTC}C_z}} \quad (eq. 3)$$

By re-arranging:

$$T(s) = \frac{R_1}{R_1 + R_{NTC}} \cdot \frac{1 + sR_{NTC}C_z}{1 + s(R_1 \parallel R_{NTC})(C_1 + C_z)} = T_0 \frac{1 + s/\omega_z}{1 + s/\omega_p} \quad (eq. 4)$$

Where we have:

$$T_0 = \frac{R_1}{R_1 + R_{NTC}} \quad (eq. 5)$$

$$\omega_z = \frac{1}{R_{NTC}C_z} \quad (eq. 6)$$

$$\omega_p = \frac{1}{(R_1 \parallel R_{NTC})(C_1 + C_z)} \quad (eq. 7)$$

Our goal is to transmit the auxiliary information with attenuation or overshoot. To fulfill this goal, we will have to make the pole and zero coincident:

$$R_{NTC}C_z = (R_1 \parallel R_{NTC})(C_1 + C_z) \quad (eq. 8)$$

Reworking the equation gives:

$$R_{NTC}C_z = R_1C_1 \quad (eq. 9)$$

If the condition in Equation 9 is respected, we will have the Bode plot like shown in Figure 4. The attenuation is constant because the pole and zero are coincident.




Figure 4. Bode Plot Where Pole and Zero are Coincident

The attenuation level is defined by both resistors R_1 and R_{NTC} . We can calculate T_0 from Equation 5:

$$T_0 = \frac{R_1}{R_1 + R_{NTC}} = \frac{5.1 \text{ k}}{5.1 \text{ k} + 470 \text{ k}} = 0.011 \quad (eq. 10)$$

$$T_0 = 20 \log(T_0) = -39.4 \text{ dB} \quad (eq. 11)$$

Without knowing the Zener diode parasitic capacitance, we will have to observe the waveform at the OPP pin and adjust the capacitor from that pin to ground. Use an oscilloscope probe where the pig tail has been removed and connect the pins as close as possible to the controller pads. By increasing the OPP capacitor to the right value, you should see a signal as displayed in Figure 5: the negative plateau is flat and the undershoot is gone.

AND9066/D




Figure 5. OPP Pin Voltage at High Line and Full Load (Filter effect compensated)

If you increase C_1 beyond a certain value, attenuation is likely to occur, bending the OPP signal. The over power protection information is distorted like shown in Figure 6.




Figure 6. OPP Pin Voltage at High Line and Full Load (Filter effect over compensated)

The plateau level should normally be around 200 mV but as capacitor C_1 is too high, the negative swing is truncated

and the OPP no longer works. This is a point that you will have to check.

AND9066/D

The OPP Pull-down Resistor


The resistor R_{OPPL} you will connect from the OPP pin to ground together with the above capacitor in parallel have to be located very close to the controller. The same applies to the second resistor that routes the auxiliary winding signal (R_{OPPH}). Both components must be closely located to the controller. If this recommendation is not respected, the pin will pick up noise and the negatively swinging signal may grow stronger.

The OPP pin being a high-impedance pin, it is important to lower its impedance via R_{OPPL} . The lower the resistor, the best noise immunity you will obtain. Selecting a value for R_{OPPL} beyond 3 k Ω is not recommended. Not only the noise

immunity can be marginal but the OPP current you inject may conflict with the internal ESD diode leakage at high temperature. For all of these reasons, selecting a pull-down resistor of 1–2 k Ω is a wise choice.

Conclusion

This application note offers a way to compensate the negative voltage spike on NCP1250 OPP pin. Due to the Zener parasitic capacitor within the OPP pin network, a filter is created and induced a severe undershoot, exactly as if you were to compensate x10 oscilloscope probe. By adjusting the pull-down capacitor to make the pole and zero coincident, the negative spike voltage is removed.

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative