



eFuse Reverse Voltage Protection

Prepared by: Alan Ball
ON Semiconductor

ON Semiconductor®

<http://onsemi.com>

APPLICATION NOTE

Introduction

ON Semiconductor's eFuses offer low cost, low impedance solutions for bus protection and offer much faster protection than many fuse solutions. They are an effective replacement for a polyfuse and TVS clamping diode.

One area in which they differ in performance is reverse polarity protection. While a TVS device and polyfuse will protect against reverse voltages, the nature of an integrated semiconductor device does not inherently allow for this type of protection.

This simple circuit allows the device to protect against reverse voltage situations by simply blocking the reverse voltage. This is equivalent of the action of a poly fuse only with less leakage. In comparison to a mechanical fuse, this is a far superior solution since the mechanical fuse will not reset and this circuit will automatically reset when the correct voltage is applied.

Circuit Description

In order to protect against reverse voltages an external switch is required. There are two basic topologies that can accomplish this function. A p-channel FET can be added in

the high side or an n-channel FET can be added in the low side.

N-channel FETs are more cost effective and are normally preferred if it is acceptable to break the ground line. If the load has other connections to circuits that may be energized under a reverse polarity input condition, the ground should remain in tact.

If it is required to break the high side, a p-channel FET should be used. The two circuit configurations are shown in Figures 1 and 2.

The reverse protection circuit includes a zener protection diode to protect against excessive gate to source voltage that could damage the FET. For FETs with 12 V or lower gates, this is recommended. For FETs with 20 V gates, the zener and resistor can be eliminated and the gate tied directly to the other rail as long as the maximum system transient spec is 20 V or less.

A table of suggested FETs is included. The voltage and $R_{DS(on)}$ are only suggestions. The system voltage specifications should be taken into account to determine the maximum FET voltage and the losses due to the $R_{DS(on)}$ of the FET. Please see the ON Semiconductor website (www.onsemi.com) for more options for FET choices.




Figure 1. High-side Protection Circuit.

AND8350




Figure 2. Low-side Protection Circuit.

Table 1. SUGGESTED FETS FOR REVERSE PROTECTION CIRCUITS

N-Channel FETs	Recommended Current	$R_{DS(on)}$	V_{DS}	V_{GS}	Package	Zener
NTD4808N-1G	4 - 12 A	8 m Ω	30 V	± 20 V	DPAK	NZ9F20VT5G
NTD4815N-1G	2 - 8 A	13 m Ω	30 V	± 20 V	DPAK	NZ9F20VT5G
NTHS4166NT1G	1.5 - 4 A	24 m Ω	30 V	± 20 V	TSOP-6	NZ9F20VT5G
NTMS4807N	2 - 10 A	6.1 m Ω	30 V	± 20 V	SOIC-8	NZ9F20VT5G
NTMS4816N	2 - 8 A	10 m Ω	30 V	± 20 V	SOIC-8	NZ9F20VT5G
NTMS4872N	2 - 6 A	13.5 m Ω	30 V	± 20 V	SOIC-8	NZ9F20VT5G
NTGS4141NT1G	1.5 - 4 A	25 m Ω	30 V	± 20 V	1.65 x 3.05	NZ9F20VT5G
NTR4170NT1G	1 - 2 A	55 m Ω	30 V	± 12 V	SOT-23	NZ9F12VT5G
P-Channel FETs	Recommended Current	$R_{DS(on)}$	V_{DS}	V_{GS}	Package	Zener
NTMS4177PR2G	1.5 - 5 A	19 m Ω	30 V	± 20 V	SO-8	NZ9F20VT5G
NTMS4176PR2G	1 - 3 A	30 m Ω	30 V	± 25 V	SO-8	NZ9F20VT5G
NTSG4111PT1G	1 - 2 A	60 m Ω	30 V	± 20 V	TSOP-6	NZ9F20VT5G
NTLJS4149PTAG	1 - 2 A	62 m Ω	30 V	± 12 V	2 x 2	NZ9F12VT5G

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: <http://www.onsemi.com/orderlit>
For additional information, please contact your local Sales Representative