

ON Semiconductor

Is Now

onsemi™

To learn more about onsemi™, please visit our website at
www.onsemi.com

onsemi and **onsemi** and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi** product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

Board Mounting Considerations for FCBGA Packages

Prepared by:
Phill Celaya, Packaging Manager
Mark D. Barrera, Broadband Knowledge Engineer



ON Semiconductor™

<http://onsemi.com>

APPLICATION NOTE

APPLICATION NOTE USAGE

This application note provides an overview of some of the unique considerations related to the mounting of BGA packages on a PCB. The cited references include information on PCB layout for Systems Engineers, and manufacturing processes for Manufacturing Process Engineers.

INTRODUCTION

BGA (Ball Grid Array) packages are often the package of choice for optimizing device electrical performance. They are lightweight, thin, and minimize the use of board space. To take advantage of BGA packaging, special preparations and guidelines have to be followed to ensure the proper mounting of the device onto the PCB. This document outlines many of the processes and board design considerations for mounting BGA devices.

BGA Package Overview

Package Interconnects

There are many BGA package types, but the die for all types is connected to the package substrate by the wirebond method (Figure 1), or by the flip-chip direct attachment method (Figure 2). The CSP, PBGA, and FCBGA are the most common BGA package types. A Chip Scale Package (CSP) can have either wirebond or flip-chip die interconnects. A typical Plastic Ball Grid Array (PBGA) has wirebond interconnects. A typical Flip-Chip Ball Grid Array (FCBGA) has flip-chip interconnects. Once the die is connected to the substrate, the package is overmolded with a plastic molding compound.




Figure 1. Cross-Section of Wirebond PBGA




Figure 2. Cross-Section of FCBGA

Package Ball Grid Arrays

The x-y solder ball grid array on the underside of the package is used to connect to the PCB substrate. The grid spacings have been standardized under JEDEC guidelines. The most commonly used grid spacings are 0.8, 1.0, and 1.27 mm.

Printed Circuit Board (PCB) Design

SMD and NSMD Pad Configurations

The Solder Masked Defined (SMD) and Non-Solder masked Defined (NSMD) pad configurations are commonly

used for surface mount BGA packages. The pad configurations are shown below in Figure 3.




Figure 3. SMD and NSMD Pad Configurations

With SMD configured pads, the solder mask covers the outside perimeter of the circular contact pads. With this configuration, the solder flows over the top surface of the contact pad, and is prevented from flowing along the sides of the pad by the solder mask.

With NSMD configured pads, there is a gap between the solder mask and the circular contact pad (refer to Figure 3). With this configuration, the solder flows over the top surface and the sides of the contact pad.

The additional NSMD soldering area results in a stronger mechanical bond. In addition, the additional area allows

NSMD pads to be smaller than SMD pads. The smaller size is beneficial for System Designers as they allow more room for escape trace routing.

SMD Design Dimensions

ON Semiconductor recommends that the solder mask opening size equal the package ball size if package escape trace routing is not a constraint. Refer to Table 1 for the optimal SMD design dimensions. Dim refers to the dimensions given in Figure 3.

Table 1. Optimal SMD Design Dimensions (mm)

Dim	SMD Dimension	0.80 mm Ball Pitch		1.00 mm Ball Pitch	
-	Package Ball Size	0.40	0.50	0.40	0.50
A	Solder Pad Diameter	0.55	0.55	0.55	0.65
B	Solder Mask Opening	0.40	0.45	0.40	0.50

If package escape trace routing is a constraint, the solder mask opening size and the solder pad size may be decreased to 80% of the optimal sizes. Refer to Table 2 for the 80% of

optimal SMD design dimensions. Dim refers to the dimensions given in Figure 3.

Table 2. Minimal SMD Design Dimensions (mm)

Dim	SMD Dimension	0.80 mm Ball Pitch		1.00 mm Ball Pitch	
-	Package Ball Size	0.40	0.50	0.40	0.50
A	Solder Pad Diameter	0.44	0.44	0.44	0.52
B	Solder Mask Opening	0.32	0.36	0.32	0.40

NSMD Design Dimensions

ON Semiconductor recommends that the PCB solder pad size equal the package ball size if package escape trace

routing is not a constraint. Refer to Table 3 for the optimal NSMD design dimensions. Dim refers to the dimensions given in Figure 3.

Table 3. Optimal NSMD Design Dimensions (mm)

Dim	NSMD Dimension	0.80 mm Ball Pitch		1.00 mm Ball Pitch	
–	Package Ball Size	0.40	0.50	0.40	0.50
A	Solder Pad Diameter	0.40	0.45	0.40	0.50
B	Solder Mask Opening	0.55	0.55	0.55	0.65

If package escape trace routing is a constraint, the solder pad size and the solder mask opening size may be decreased to 80% of the package ball size. Refer to Table 4 for the 80%

of optimal NSMD design dimensions. Dim refers to the dimensions given in Figure 3.

Table 4. Minimal NSMD Design Dimensions (mm)

Dim	NSMD Dimension	0.80 mm Ball Pitch		1.00 mm Ball Pitch	
–	Package Ball Size	0.40	0.50	0.40	0.50
A	Solder Pad Diameter	0.32	0.36	0.32	0.40
B	Solder Mask Opening	0.44	0.44	0.44	0.52

Trace Tapering Dimensions

PCB surface traces often vary in width over their length due to impedance and routing considerations. Trace tapering dimensions must meet certain design rules or incorrect solder flow may result. Trace tapering dimensions are described below in Figure 4 illustrated with an NSMD pad design.




Figure 4. Trace Taper Dimensions

Table 5 lists the trace tapering dimensions for printed circuit boards with SMD or NSMD configured pads. Dimensions C and D refer to Figure 4. Dimension C is

derived from the design rule that the entering trace width must equal or be less than one-half of the pad diameter. Dimension D is derived from the design rule that if a wide trace is too close to the solder pad, the trace will pull solder away from the solder pad during reflow.

Ball Collapse Dimensions

Solder ball collapse dimensions are predictable if a defined solder paste reflow process is in place. A cross section of the assembled BGA package on the PCB is described below in Figure 5.




Figure 5. Ball Collapse Dimensions

Table 5. Trace Tapering Dimensions (mm)

Dim	Description	0.80 mm Ball Pitch		1.00 mm Ball Pitch	
–	Package Ball Size	0.40	0.50	0.40	0.50
C	Maximum Trace Width	0.15	0.18	0.15	0.20
D	Minimum Trace Length	0.15	0.15	0.15	0.15

Escape Trace Routing

A variety of escape trace routing methods may be used including tapering and the use of escape vias. Figure 6 illustrates two techniques for routing from the package to the PCB. One technique uses a Plated Through Hole (PTH) to connect the inner–power and inner–signal balls to the PCB. Another technique uses escape traces to connect the outer–signal balls to the PCB.

Signal integrity must be ensured when laying out the escape routing. This is especially critical for devices where high–speed RF signals have been routed to the inner–signal balls.




Figure 6. Escape Trace Routing

SMT Process Recommendations

Process Flow

The following processes must be defined and controlled in order to establish a SMT process:

1. Plating of the PCB I/O contacts to the package.
2. Screening/stenciling the solder paste onto the PCB.
3. Choosing the proper solder paste.
4. Placing the package onto the PCB.
5. Reflowing the solder paste.
6. Final solder joint inspection.
7. Rework process (if necessary).

PCB I/O Contacts Plating

There are two common plated solderable metallizations which are used for PCB surfaces mount devices. In both cases it is imperative that the plating is uniform, conforming, and free of impurities to insure a consistent solderable system.

The first metallization consists of plating electroless nickel over the copper pad, and then plating again with immersion gold. The allowable stresses and the temperature excursions the board will be subjected to throughout its lifetime will determine the thickness of the electroless nickel layer. Gold thickness is recommended to be $0.15\ \mu\text{m} \pm 0.05\ \mu\text{m}$. Having excessive gold in the solder joint can create gold embrittlement which may effect the reliability of the joint.

The second recommended solderable metallization is the use of an Organic Solderability Preservative coating (OSP) over the copper plated pad. The organic coating assists in preserving the copper metallization for soldering.

Solder Screening

The solder is typically patterned onto the PCB by using a 0.127 to $0.152\ \mu\text{m}$ (0.005 to 0.006 in) thick screen. The screen is designed and manufactured to only allow a specific amount of solder to be placed on the contact pads. It is recommended that the side walls of the screen openings be tapered approximately 5 degrees to facilitate the release of the paste when the screen is removed from the PCB.

Solder Paste Type

Type 3 or 4 solder paste is recommended.

Package Placement

Pick and place equipment with the standard tolerance of ± 0.10 mm or better is recommended. BGA packages exhibit excellent self–alignment properties during solder reflow. The ball can be misaligned up to 50% and it will still self–align.

Solder Paste Reflow

A standard surface mount reflow process can be used once the package and the solder paste are placed on the PCB. An example of a standard reflow profile is shown in Figure 5. The exact recommended reflow profile is determined by the manufacturer of the paste since the chemistry and viscosity of the flux matrix will vary. These variations will require small changes in the profile in order to achieve an optimized process.

In general, the temperature of the part should be raised less than or equal to 2°C/sec during the initial stages of the reflow profile. The soak zone then occurs when the part is approximately 150°C and should last for 30 to 120 seconds. The temperature is then raised and will be above the liquidus of the solder for 30 to 100 seconds depending on the mass of the board. The peak temperature of the profile should be between 205 and 225°C.




Figure 7. Typical Reflow Profile for Eutectic Sn/Pb Solder

Solder Joint Inspection

The inspection of solder joints is commonly performed with an X-ray inspection system. The X-ray system is used to locate open contacts, shorts between pads, solder voids, and extraneous solder.

Rework Process

BGA packages use solder balls for PCB interconnects, therefore the entire package must be removed from the PCB if rework is required. It is important to minimize the chance of overheating neighboring packages during removal if the package is in close proximity to adjoining packages. Standard SMT rework systems are recommended for this procedure since the airflow and temperature gradients can be carefully controlled. A nitrogen atmosphere is typically used to prevent solder ball oxidation during rework. It is also recommended that the PC board be placed in an oven at 125°C for 12 hours prior to heating the parts to remove excess moisture from the packages.


The package can be removed after the solder has been heated above its liquidus temperature. The PCB pads must then be thoroughly cleaned, and the solder paste dispensed. A new device can then be reflowed onto the board.

References

1. IPC SM-782A. Surface Mount Design and Land Pattern Standard.
2. IPC 7095. Design and Assembly Process Implementation for Ball Grid Arrays.
3. JEDEC J-STD-013. Implementation of Ball Grid Array and Other High Density Technologies.

Notes

Notes

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031
Phone: 81-3-5740-2700
Email: r14525@onsemi.com

ON Semiconductor Website: <http://onsemi.com>

For additional information, please contact your local Sales Representative.