



ON Semiconductor[®]

Interleaved PFC


Agenda

- ❑ Introduction:
 - Basics of interleaving
 - Main benefits
- ❑ NCP1631: a novel controller for interleaved PFC
 - Out-of-phase management
 - The NCP1631 allows the use of smaller inductors
 - Main functions
- ❑ Experimental results and performance
 - General waveforms
 - Efficiency
- ❑ Conclusion



Interleaved PFC

- Two small PFC stages delivering $(P_{in(avg)} / 2)$ in lieu of a single big one



- If the two phases are out-of-phase, the resulting currents ($I_{L(tot)}$) and ($I_{D(tot)}$) exhibit a dramatically reduced ripple.

Interleaved Benefits

□ More components but:

- A 150 W PFC is easier to design than a 300 W one
- Modular approach
- Better heating distribution
- Extended range for Critical Conduction Mode (CrM)
- Smaller components

(help meet strict form factor needs – e.g., flat panels)


- **Two DCM PFCs look like a CCM PFC converter...**
 - Eases EMI filtering and reduces the output rms current



Input and Output Current


What is the ripple of the $I_{L(tot)}$ total input current?

What is the ripple of the $I_{D(tot)}$ total output current?




Input Current Ripple at Low Line

- When V_{in} remains lower than $V_{out}/2$, the input current looks like that of a CCM, hysteretic PFC
- ($I_{L(tot)}$) swings between two nearly sinusoidal envelopes



Input Current Ripple at High Line

- When V_{in} exceeds $(V_{out}/2)$, the valley current is constant!
- It equates $\left(\frac{V_{out}}{2 \cdot R_{in}}\right)$ where R_{in} is the PFC input impedance




No ripple when
 $V_{in} = V_{out} / 2$

$$\frac{P_{in(avg)} \cdot V_{out}}{2 \cdot V_{in(rms)}^2} = \frac{V_{out}}{2 \cdot R_{in}}$$

Line Input Current

- For each branch, somewhere within the sinusoid:



- The sum of the two averaged, sinusoidal phases currents gives the total line current:

$$I_{in} = \frac{\langle I_{L(tot)} \rangle_{T_{sw}}}{2} = \langle I_{L1} \rangle_{T_{sw}} + \langle I_{L2} \rangle_{T_{sw}}$$


- Assuming a perfect current balancing:

$$2 \cdot \langle I_{L1} \rangle_{T_{sw}} = 2 \cdot \langle I_{L2} \rangle_{T_{sw}} = I_{in}$$

- The peak current in each branch is $I_{in}(t)$

Ac Component of the Refueling Current

- The refueling current (output diode(s) current) depends on the mode:



A Reduced Rms Current in the Bulk Capacitor

□ Integration over the sinusoid leads to (resistive load):

	Single phase CCM PFC	Single phase CrM or FCCrM* PFC	Interleaved CrM or FCCrM* PFC
Diode(s) rms current ($I_{D(rms)}$)	$\sqrt{\frac{8\sqrt{2} \cdot \left(\frac{P_{out}}{\eta}\right)^2}{3\pi \cdot V_{in(rms)} \cdot V_{out}}}$	$\frac{2}{\sqrt{3}} \cdot \sqrt{\frac{8\sqrt{2} \cdot \left(\frac{P_{out}}{\eta}\right)^2}{3\pi \cdot V_{in(rms)} \cdot V_{out}}}$	$\sqrt{\frac{2}{3}} \cdot \sqrt{\frac{8\sqrt{2} \cdot \left(\frac{P_{out}}{\eta}\right)^2}{3\pi \cdot V_{in(rms)} \cdot V_{out}}}$
Capacitor rms current ($I_{C(rms)}$)	$\sqrt{\frac{8\sqrt{2} \cdot \left(\frac{P_{out}}{\eta}\right)^2}{3\pi \cdot V_{in(rms)} \cdot V_{out}} - \left(\frac{P_{out}}{V_{out}}\right)^2}$	$\sqrt{\frac{32\sqrt{2} \cdot \left(\frac{P_{out}}{\eta}\right)^2}{9\pi \cdot V_{in(rms)} \cdot V_{out}} - \left(\frac{P_{out}}{V_{out}}\right)^2}$	$\sqrt{\frac{16\sqrt{2} \cdot \left(\frac{P_{out}}{\eta}\right)^2}{9\pi \cdot V_{in(rms)} \cdot V_{out}} - \left(\frac{P_{out}}{V_{out}}\right)^2}$
300 W, $V_{out}=390$ V $V_{in(rms)}=90$ V	$I_{D(rms)} = 1.9$ A $I_{C(rms)} = 1.7$ A	$I_{D(rms)} = 2.2$ A $I_{C(rms)} = 2.1$ A	$I_{D(tot)(rms)} = 1.5$ A $I_{C(rms)} = 1.3$ A

□ Interleaving dramatically reduces the rms currents

→ reduced losses, lower heating, increased reliability

* Frequency Clamped CrM



Finally...

- ❑ Interleaved PFC combines:
 - The advantages of CrM operations
 - No need for low t_{rr} diode
 - High efficiency
 - A reduced input current ripple and a minimized rms current in the bulk capacitor
 - A better distribution of heating
- ❑ More components but “small” ones
- ❑ Well adapted to slim form factor applications such as notebook adapters and LCD TVs
- ❑ Refer to application note [AND8355](#) for more details



Agenda

- Introduction:
 - Basics of interleaving
 - Main benefits
- NCP1631: a novel controller for interleaved PFC
 - Out-of-phase management
 - The NCP1631 allows the use of smaller inductors
 - Main functions
- Experimental results and performance
 - General waveforms
 - Efficiency
- Conclusion




NCP1631 Overview

- ❑ Interleaved, 2-phase PFC controller
- ❑ **F**requency **C**lamped **C**ritical conduction **M**ode (**FCCrM**) to optimize the efficiency over the load range.
- ❑ Substantial out-of-phase operation in all conditions including start-up, OCP or transient sequences.
- ❑ Feedforward for improved loop compensation
- ❑ Eased design of the downstream converter:
 - pfcOK, dynamic response enhancer, standby management
- ❑ High protection level:
 - Brown-out protection, accurate 1-pin current limitation, in-rush currents detection, separate pin for (programmable) OVP...





NCP1631 Overview

□ Interleaved, 2-phase PFC controller



NCP1631 Typical Application

Indicates the downstream converter that the PFC is ready




Synchronization of phases is completely internal




Interleaving: Master / Slave Approach...

- ❑ The master branch operates freely
- ❑ The slave follows with a 180° phase shift
- ❑ Main challenge: maintaining the CrM operation (no CCM, no dead-time)




Current mode: inductor unbalance



Voltage mode: on-time shift

Interleaving: Interactive-Phase Approach...

- ❑ Each phase properly operates in CrM
- ❑ The two branches interact to set the 180° phase shift
- ❑ Main challenge: to keep the proper phase shift




CrM operation is maintained but a perturbation of the on-time may degrade the 180° phase shift

- ❑ We selected this approach

Interleaving Management


- ❑ The oscillator manages the out-of-phase operation
- ❑ It acts as the *interleaved clocks generator*



Current Balancing between the 2 Branches

- ❑ The NCP1631 operates in voltage mode
- ❑ Same on-time and hence switching period in the two branches
- ❑ An imbalance in the inductors:
 - Does not affect the switching period
 - “Only” causes a difference in the power amount conveyed by each branch

$$\frac{I_{in(1)}}{I_{in(2)}} = \frac{L_2}{L_1}$$



$$L_1 > L_2$$

— Phase 1
— Phase 2

- ❑ The two branches remains synchronized
- ❑ CrM operation is kept (or FCCrM)
- ❑ No alteration of the 180 degree phase shift


Artificial Unbalancing

- ❑ In this test, the 150 μH inductor of branch 1 is replaced by a 300 μH coil !!!!
- ❑ Hence, more current is drawn by branch2 and MOSFET of branch2 is (normally) hotter
- ❑ The following plots show how the PFC stage behaves in these extreme conditions and full load







Still Operates in a Robust Manner...



120 Vrms, 0.8 A
(PF = 0.997, THD = 6%)




230 Vrms, 0.8 A
(PF = 0.980, THD = 11%)



Switching Frequency Variations in CrM



f_{sw} becomes large



- ❑ The switching frequency varies versus the input power, the ac line amplitude and within the sinusoid
- ❑ f_{sw} becomes high at light load, leading to large switching losses
- ❑ f_{sw} should be limited

Limiting f_{sw} to Optimize the Efficiency


- At the top of the sinusoid:

$$f_{sw} = \frac{(V_{in,pk})^2}{4 \cdot L \cdot P_{in,avg}} \left(1 - \frac{V_{in,pk}}{V_{out}} \right)$$

- CrM operation requires large inductors to limit the switching losses at light load
- Can't we clamp f_{sw} not to over-dimension L?
 - **F**requency **C**lamped **C**ritical conduction **M**ode (**FCCrM**)

Frequency Clamped Critical Conduction Mode

- ❑ At light load, the current cycle is short
- ❑ When shorter than the oscillator period, no new cycle until the oscillator period is elapsed → dead-times (DCM)
- ❑ On-times are increased to compensate the dead-times → **no PF degradation** (ON proprietary)



NCP1631 Operation - FCCrM

- ❑ In FCCrM, the switching frequency is clamped:
 - Fixed frequency in light load mode and near the line zero crossing
 - Critical conduction mode (CrM) achieved at full load.
- ❑ FCCrM optimizes the efficiency over the load range.
- ❑ FCCrM reduces the range of frequencies to be filtered (EMI)
- ❑ **FCCrM allows the use of smaller inductors**
 - No need for large inductances to limit the frequency range!
 - E.g., 150 μH (PQ2620) for a wide mains 300-W application
- ❑ Frequency Foldback reduces the clamp frequency at light load to further improve the efficiency





NCP1631 Frequency Foldback

❑ The clamp frequency *linearly* decays when P_{in} goes below a preset level (P_{LL})

❑ P_{LL} is programmed by the pin6 resistor $\frac{(P_{in})_{FF}}{(P_{in})_{HL}} = \frac{R_{pin6} \cdot 105 \mu A}{1.66} \cong \frac{R_{pin6}}{15810}$ $(P_{in})_{HL}$ is the max. power deliverable by the PFC stage


Example: FF at 40% load and a 130 kHz nominal frequency



Pin 6 pins out a voltage proportional to the power. The I_{FF} current is clamped to $105 \mu A$ and used to charge and discharge the oscillator capacitor


- ❑ Gradual decay of the clamp frequency
- ❑ **No discontinuity in the operation**
- ❑ A resistor across the oscillator capacitor sets a minimum clamp frequency (e.g., 20 kHz - see application note AND8407)

Light Load Operation



Frequency is reduced at light load
→ Heavy DCM operation to reduce the switching losses

CrM at heavy load conditions



No Load Consumption

Conditions	Line Voltage (V)	Input Power (mW)
<input type="checkbox"/> No Frequency Foldback (pin6 grounded) <input type="checkbox"/> 2 separate V_{out} sensing networks for FB and OVP for a total 185- μ A leakage on the V_{out} rail	115	107
	230	138
<input type="checkbox"/> Frequency Foldback ($R_{FF} = 4.7 \text{ k}\Omega$) <input type="checkbox"/> 2 separate V_{out} sensing networks for FB and OVP for a total 185- μ A leakage on the V_{out} rail (*)	115	96
	230	134
<input type="checkbox"/> Frequency Foldback ($R_{FF} = 4.7 \text{ k}\Omega$) <input type="checkbox"/> one V_{out} sensing network for FB and OVP for a total 48- μ A leakage on the V_{out} rail	115	38
	230	82



- Measured on the 300 W NCP1631 demoboard
- External V_{cc} , 3 * 680 k Ω resistors to discharge the X2 capacitors
- Frequency Foldback improves the efficiency in light load but also in no-load conditions

(*) Default demoboard configuration



NCP1631 Fault Management

- Brown-out
- Undervoltage protection
- Latch-off condition
- Die overtemperature
- Improper Vcc level for operation
- Too low current sourced by the Rt pin



In OFF mode, the major part of the circuit sleeps and consumption is minimized to $< 500 \mu\text{A}$




NCP1631 Over Current Protection

2) I_{CS} current maintains 0 V on CS pin

$$-(R_{CS} \cdot I_{in}) + (R_{OCP} \cdot I_{CS}) = 0 \Rightarrow I_{CS} = \frac{R_{CS}}{R_{OCP}} \cdot I_{in}$$

3) If I_{CS} exceeds 210uA, OCP is triggered



The pin voltage is maintained to 0 V


(I_{CS} is proportional to the coil current)

1) NCP1631 monitors a negative voltage, V_{CS} , proportional to the current drawn by both interleaved branches, I_{in} .

- Select R_{CS} freely (optimally)
- R_{OCP} sets the current limit
- Minimized losses in R_{CS}




NCP1631 Overcurrent Protection




When $I_{CS} > 210 \mu A$, the OCP switch closes and a current equal to $0.5 \cdot (I_{CS} - 210 \mu A)$ is injected into the negative input of the V_{TON} processing opamp
 → the on-time sharply reduces proportionally to the magnitude of the over-current event.

- ❑ No discontinuity in the operation, out-of-phase operation is maintained
- ❑ No need for preventing OCP from tripping during a normal transient
- ❑ The current can be accurately limited




NCP1631 In-rush Current Detection



When plugged into the mains, the bulk capacitor is abruptly charged to the line voltage and the charge current (in-rush current) is huge. Drive turn-on during this time can damage the MOSFETs.


NCP1631 Over Voltage Protection

- ❑ Separate pins for FB and OVP (redundancy)
- ❑ The two functions share the same 2.5 V internal reference for an **eased and accurate setting of the OVP level**



Method 1: One feed-back network for OVP and FB


$$\frac{V_{out(ovp)}}{V_{out(nom)}} = 1 + \frac{R_{out3}}{R_{out2}}$$



Method 2: Two separate feed-back networks

$$\frac{V_{out(ovp)}}{V_{out(nom)}} = \frac{R_{ovp1} + R_{ovp2}}{R_{out1} + R_{out2}} \cdot \frac{R_{out2}}{R_{ovp2}}$$

Brown-out Protection with a 50 ms Blanking Time



For the blanking time, the BO pin voltage is maintained around the BO threshold not to delay the circuit restart when the line has recovered

20-ms line interruption

- ❑ Mains interruptions shorter than 50 ms are ignored
- ❑ The blanking time helps meet hold-up time requirements
- ❑ The BO pin voltage serves for feedforward

NCP1631 PfcOK / REF5V Signal

- ❑ The pfcOK signal can be used to enable/disable the downstream converter.
- ❑ It is high (5 V) when the PFC stage is in normal operation and low otherwise.
- ❑ The pfcOK signal is low:
 - Any time the PFC is off because a major fault is detected (UVLO condition, thermal shutdown, UVP, Brown-out, Latch-off / shutdown, R_t pin open)
 - For the start-up phase of the PFC stage until the nominal bulk voltage is obtained
- ❑ The pfcOK pin can be used as a 5 V power source (5 mA capability)




NCP1631 Excel Spreadsheet

J. Terchi / August 2009

Please enter your specification			
fac	(Hz)	60	Ac line frequency
VacLL	(V)	30	Ac line rms lowest level (generally 85 V or 90 V in wide mains applications)
VacHL	(V)	265	Ac line rms highest level (generally 265 V in wide or European mains applications)
Vout(nom)	(V)	330	Wished regulation level for the output voltage (generally 330 V or 400 V in wide mains apps)
Vovp	(V)	410	Over-Voltage Protection Level
eff	(%)	34	Expected efficiency at low line, full load - use 34 % as a default value if you don't know
Pout	(W)	300	Maximum output power
Pout(FF)	(W)	150	Output power below which the PFC stage should reduce the switching frequency (frequency Foldback)
Fosc	(kHz)	240	Oscillator frequency (The frequency in each branch of the interleaved PFC is $F_{osc}/2$)
Rds(on)	(Ω)	0.33	MOSFET on-time resistance @ 25 °C
Thold-up	(ms)	0	Hold-up time. Put 0 if no hold-up time is specified or if you don't know.
Vout(min)	(V)	330	Minimum output Voltage you can accept at the end of the hold-up time - Don't fill this cell or put any value if no hold-up time is specified
%DVpk-pk	(%)	7	Peak to peak low frequency ripple acceptable across the bulk capacitor as a percentage of "Vout(nom)". Choose 7% if you don't know.
Fc	(Hz)	20	Targeted Crossover Frequency
Power Components			
Cbulk(min)	(μ F)	75	Minimum Cbulk capacitance meeting the low frequency ripple and hold-up time constraints (*)
Cbulk	(μ F)	100	Your selection
Lcalc	(μ H)	142	Proposed minimum L1 and L2 inductance not to have a permanent DCM operation in any branch (recommended)
L1, L2	(μ H)	150	Your inductance choice. It is recommended to select it higher or equal to "Lcalc"
IL1(max), IL2(max)	(A)	5.0	Maximum current flowing through L1 and L2
IL1(rms), IL2(rms)	(A)	2.0	Maximum rms current in L1 and L2
INp/INsx1(min)	(-)	15.3	Minimum Turn Ratio (Nbx: turns number for auxiliary winding)
INp/INsx2	(-)	10.0	Your selected turn ratio
P(bridge)	(W)	6.4	Diode bridge losses assuming a 1-V forward voltage per diode
Pon(L1), Pon(L2)	(W)	2.4	M1 or M2 conduction losses assuming that Rds(on) doubles at the highest junction temperature of your application
P(D1), P(D2)	(W)	0.4	losses in each of the D1 and D2 boost diodes (assuming a 1-V forward voltage)
Brown-Out Circuitry			
VacBOH	(V)	81	
VacBOL	(V)	72	
Fbo / Fac	(%)	10	You can take 10% by default
Cbo_calc	(nF)	225	
Cbo	(nF)	220	Your Cbo choice (standard value close to "Cbo_calc")
Rbo1	(Ω)	7413	
Rbo2	(Ω)	120	
Kbo	(%)	1.53	BO scale down factor (for information)
Power Capability Setting			
Rt(min)	(Ω)	14.0	
Rt	(Ω)	16.2	Your Rt choice. Select a resistor at least 15% higher for margin
PinHL	(W)	425	Power capability of your PFC stage based on the selected "Rt"
Frequency Control			
Cosc(th)	(pF)	217	
Cosc	(pF)	220	The oscillator capacitor you actually select
Fsw(max)	(kHz)	118	Clamp Frequency in each branch (no Frequency Foldback)
Rff	(Ω)	7.3	Pin6 resistor
Rfmin	(Ω)	220	Resistor placed across Cosc to set "Fsw(min)".
Fsw(min)	(kHz)	13.1	Minimum frequency per branch resulting from your "Rfmin" choice
Feed-back and OVP arrangements and Compensation			
Rfb2	(Ω)	27	You can choose 27 k by default
Rfb0	(Ω)	1.38	
Rfb1	(Ω)	4400	
Cp_calc	(nF)	74	
Cp	(nF)	100	
Cz_calc	(μ F)	1.11	The computation of the compensation elements ("zc_calc") targets the specified crossover frequency and 60° as the phase margin
Cz	(μ F)	1.00	(asymptotic approximation)
Rz_calc	(Ω)	31.8	
Rz	(Ω)	33.0	
Fc	(Hz)	20.7	Crossover frequency and phase margin resulting from the selected compensation elements (asymptotic approximation)
ϕ_m	(°)	53.7	
Current Sense Network			
in(max)	(A)	6.3	Maximum input current
Rsense_calc	(m Ω)	51	Value that makes the Rsense dissipation = (0.2% * Pout)
Rsense	(m Ω)	50	Your "Rsense" choice
pRsense	(mW)	560	Losses resulting from your Rsense choice (full load, low line)
Rocp	(Ω)	1.5	Value resulting from your Rsense choice
ZCD resistors			
Rzcd(min), Rzcd2(min)	(Ω)	19	Minimum value of the Rzcd resistor

Cells to be filled
Proposed values

(*) Do not forget to check that the ESR is low enough to avoid any over-heating of the bulk capacitor. You can use 1.21 A as a starting value for the bulk capacitor rms current (estimation based on AND8355 or AND8407 equation). Doublecheck on the bench that the bulk capacitor heating is not excessive



❑ A (simple but easy to use) Excel Spreadsheet (www.onsemi.com) computes the external components




Agenda

- Introduction:
 - Basics of interleaving
 - Main benefits
- NCP1631: a novel controller for interleaved PFC
 - Out-of-phase management
 - The NCP1631 allows the use of smaller inductors
 - Main functions
- Experimental results and performance
 - General waveforms
 - Efficiency
- Conclusion



NCP1631 Demoboard


Wide mains,
300 W, PFC
pre-converter





MUR550

NCP1631

NCP1631 Demoboard Schematic





Input Voltage and Current





- ❑ As expected, the input current looks like a CCM one
- ❑ At high line, frequency foldback influences the ripple

Zoom of the Precedent Plots



- ❑ These plots were obtained at the sinusoid top
- ❑ The current swings at twice the frequency of each phase
- ❑ At low and high line, the phase shift is substantially 180°

Refueling Sequences



- CrM at low line with valley switching
- Fixed frequency operation at high line (frequency clamp)
- Out-of-phase operation in both cases


Efficiency Measurements

- ❑ The output voltage is generally 390 V
- ❑ For a 300 W application, the output current is:
 - 770 mA at full load
 - 154 mA at 20% of the load
- ❑ Both currents are generally measured with the same tool
- ❑ If @ 20% of the load, the input power is 63 W
- ❑ 1-mA error in I_{out} leads to
 - $I_{out} = 153 \text{ mA} \rightarrow \text{Eff} = 100 \times 390 \times 0.153 / 63 = 94.7 \%$
 - $I_{out} = 155 \text{ mA} \rightarrow \text{Eff} = 100 \times 390 \times 0.155 / 63 = 95.9 \%$
- ❑ A 1-mA error causes a 1.2% difference in the efficiency!
- ❑ Measurements @ 10% and 20% of the load need care!!!




Efficiency Measurements

- ❑ The efficiency does not only depend on the control mode
- ❑ The inductor, the MOSFETs, diodes, EMI filter... play a role
- ❑ For instance, if we compare the efficiency with a 200 μH PQ2625 inductor to that with a 150 μH PQ2620 one:



Frequency
Foldback
limits the
difference at
light load

Demoboard Efficiency





☐ In the 20% to 100% range, the efficiency remains:

- > 95.8% at low line
- > 97.0 % at high line


☐ Refer to NCP1631EVB/D at www.onsemi.com for details

Tweaking Frequency Foldback ...


- ❑ A resistor can be added between the pfcOK (5 V) and frequency foldback pins
- ❑ **Doing so, the frequency clamp decays more sharply:**



Efficiency Improvement



R1 addition



- ❑ A resistor on the oscillator pin sets the minimum frequency
- ❑ With R_1 , the PFC stage operates at the minimum frequency (20 kHz) at 10% and 20% of the load
- ❑ The tweak further improves the light load efficiency

Agenda

- Introduction:
 - Basics of interleaving
 - Main benefits
- NCP1631: a novel controller for interleaved PFC
 - Out-of-phase management
 - The NCP1631 allows the use of smaller inductors
 - Main functions
- Experimental results and performance
 - General waveforms
 - Efficiency
- Conclusion



Conclusion

- ❑ Interleaved PFC allows use of smaller components, improves thermal performance, increases the CrM power range and reduces current ripple.
- ❑ The NCP1631 provides a single IC solution which incorporates all the features necessary for building a robust and compact 2-phase interleaved PFC stage with minimal external components.
- ❑ Its FCCrM and frequency foldback allows an efficient operation over the load range with small inductors



For More Information

- ❑ View the extensive portfolio of power management products from ON Semiconductor at www.onsemi.com
- ❑ View reference designs, design notes, and other material supporting the design of highly efficient power supplies at www.onsemi.com/powersupplies

