Advanced Power Factor Correction
Agenda

• Introduction
  ▪ Basic solutions for power factor correction
  ▪ New needs to address

• Interleaved PFC
  ▪ Basic characteristics
  ▪ A discrete solution
  ▪ Performance

• Bridgeless PFC
  ▪ Why should we care of the input bridge?
  ▪ Main solutions
  ▪ Ivo Barbi solution
  ▪ Performance of a wide mains, 800 W application

• Conclusion
Agenda

- Introduction
  - Basic solutions for power factor correction
  - New needs to address

- Interleaved PFC
  - Basic characteristics
  - A discrete solution
  - Performance

- Bridgeless PFC
  - Why should we care of the input bridge?
  - Main solutions
  - Ivo Barbi solution
  - Performance of a wide mains, 800 W application

- Conclusion
Why Implement PFC?

- The mains utility provides a sinusoidal voltage $V_{in}(t)$.
- The shape and phase of $I_{in}(t)$ depend on the load.

\[ V_{in}(t) = \sqrt{2} \cdot V_{in(rms)} \cdot \sin(\omega t) \]

\[ I_{in}(t) = ? \]
AC Line Rectification Leads to Current Spikes...

- Only the fundamental component produces real power
- Harmonic currents circulate uselessly (reactive power)
- The line rms current increases

\[ V_{in}(t) \]
\[ I_{in}(t) \]

\[ C_{bulk} \] is refueled when \( V_{in}(t) > V_{out} \)

High current spike!
Too High rms Currents!...

- High rms currents reduce outlet capability

\[ \text{n}^\circ 1 \]
- \( P_{\text{in(avg)}} = 119 \text{ W} \), \( V_{\text{in(rms)}} = 85 \text{ V} \)
- \( I_{\text{in(rms)}} = 2.5 \text{ A} \)

\[ \text{n}^\circ 2 \]
- \( P_{\text{in(avg)}} = 119 \text{ W} \), \( V_{\text{in(rms)}} = 85 \text{ V} \)
- \( I_{\text{in(rms)}} = 1.4 \text{ A} \)

\[ (I_{\text{in(rms)}})_{\text{max}} = 16 \text{ A} \]

\[ I_{\text{in(rms)}} = \frac{P_{\text{in(avg)}}}{V_{\text{in(rms)}} \cdot PF} \]

Same power (W)

- PF = 0.56
- PF = 1.00

16/2.5 = 6 monitors

16/1.4 = 11 resistors
Power Factor Standard

- The standard specifies a maximum level up to harmonic 39
Need for a PFC Stage

- A boost pre-converter draws a sinusoidal current from the line to provide a dc voltage (bulk voltage)
- The current within the coil is made sinusoidal by:
  - Forcing it to follow a sinusoidal reference (current mode)
  - Controlling the duty-cycle appropriately (voltage mode)
## Operating Modes Overview

- ON Semiconductor offers solutions for three modes

<table>
<thead>
<tr>
<th>Operating Mode</th>
<th>Main Feature</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Continuous Conduction Mode (CCM)</strong></td>
<td>Always hard-switching Inductor value is largest Minimized rms current e.g.: NCP1654</td>
</tr>
<tr>
<td><strong>Critical conduction Mode (CrM)</strong></td>
<td>Large rms current Switching frequency is not fixed e.g.: NCP1606</td>
</tr>
<tr>
<td><strong>Frequency Clamped Critical Conduction Mode (FCCrM)</strong></td>
<td>Large rms current Frequency is limited Reduced coil inductance e.g.: NCP1605</td>
</tr>
</tbody>
</table>
FCCrM: an Efficient Mode

- Frequency Clamped CrM seems the most efficient solution
- Efficiency of a 300 W, wide mains PFC has been measured:

The complete study will be published in the PFC handbook revision that will be released in Q1 2009.

![Efficiency Graph]

- NCP1605 (FCCrM)
- NCP1606 (CrM)
- NCP1654 (CCM)
New Needs to Address

- High efficiency for ATX power supplies:
  - Efficiency is measured at:
    - 20% $P_{out(max)}$
    - 50% $P_{out(max)}$
    - 100% $P_{out(max)}$

- Slim LCD TVs:
  - Components height is limited
Agenda

• Introduction
  ▪ Basic solutions for power factor correction
  ▪ New needs to address

• Interleaved PFC
  ▪ Basic characteristics
  ▪ A discrete solution
  ▪ Performance

• Bridgeless PFC
  ▪ Why should we care of the input bridge?
  ▪ Main solutions
  ▪ Ivo Barbi solution
  ▪ Performance of a wide mains, 800 W application

• Conclusion
Interleaved PFC

• Two small PFC stages delivering \( \frac{P_{in(avg)}}{2} \) in lieu of a single big one

• If the two phases are out-of-phase, the resulting currents \( (I_{L(tot)}) \) and \( (I_{D(tot)}) \) exhibit a dramatically reduced ripple.
Interleaved Benefits

• More components but:
  – A 150 W PFC is easier to design than a 300 W one
  – Modular approach
  – Two DCM PFCs look like a CCM PFC converter…
    • Eases EMI filtering and reduces the output rms current

• Only interleaving of DCM PFCs will be considered
What is the ripple of the $I_L(tot)$ total input current?
Computing the Input Current Ripple

• Let’s assume that:
  – $V_{in}$ and the switching period are constant over few cycles
  – The two branches operate in CrM

• There are two cases:
  – $V_{in} < V_{out}/2$ (or $d > 0.5$):
    The on-times of the two phases overlap. The input current peaks at the end of the conduction intervals.

  – $V_{in} > V_{out}/2$ (or $d < 0.5$):
    There is no overlap but still, the input current peaks at the end of the each conduction time

• Using $d = \frac{t_{on}}{T_{sw}} = 1 - \frac{V_{in}}{V_{out}}$, we can derive the current ripple
Finally,…

<table>
<thead>
<tr>
<th>Averaged input current (line current)</th>
<th>( V_{in}(t) \leq \frac{V_{out}}{2} )</th>
<th>( V_{in}(t) \geq \frac{V_{out}}{2} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>( I_{in}(t) = \langle I_{L,(tot)} \rangle_{T_{sw}} )</td>
<td>( \frac{V_{in}}{R_{in}} = \frac{V_{in} \cdot P_{in,(avg)}}{V_{in,(rms)}^2} )</td>
<td>( )</td>
</tr>
</tbody>
</table>

| Peak to peak ripple | \( (\Delta I_{L\,(tot)})_{pp} = I_{in} \cdot \left(1 - \frac{V_{in}}{V_{out} - V_{in}}\right) \) | \( (\Delta I_{L\,(tot)})_{pp} = I_{in} \cdot \left(2 - \frac{V_{out}}{V_{in}}\right) \) |

| Peak Current envelop | \( (I_{L\,(tot)})_{pk} = 2 \cdot I_{in} \cdot \left(1 - \frac{V_{out}}{4 \cdot (V_{out} - V_{in})}\right) \) | \( (I_{L\,(tot)})_{pk} = 2 \cdot I_{in} \cdot \left(1 - \frac{V_{out}}{4 \cdot V_{in}}\right) \) |

| Valley Current envelop | \( (I_{L\,(tot)})_{v} = I_{in} \cdot \frac{V_{out}}{2 \cdot (V_{out} - V_{in})} \) | \( (I_{L\,(tot)})_{v} = \frac{P_{in\,(avg)} \cdot V_{out}}{2 \cdot V_{in\,(rms)}^2} \) |
Peak to Peak Ripple of the Input Current

- The input ripple only depends on the ratio ($V_{in}/V_{out}$):
  - Unlike in CCM:
    - $L$ plays no role
    - The ripple percentage does not depend on the load
  - At low line ($V_{in}/V_{out} = 0.3$), the ripple is +/-28% (at the sinusoid top, assuming 180° phase shift and CrM operation)

\[
\frac{\left(\Delta I_{L(tot)}\right)_{pp}}{I_{in}} \% \text{ vs } \frac{V_{in}}{V_{out}}
\]
Input Current Ripple at Low Line

- When $V_{in}$ remains lower than $V_{out}/2$, the input current looks like that of a CCM, hysteretic PFC.
- $(I_{L(tot)})$ swings between two nearly sinusoidal envelops.
Input Current Ripple at High Line

- When \( V_{in} \) exceeds \( (V_{out}/2) \), the valley current is constant!
- It equates \( \frac{V_{out}}{2 \cdot R_{in}} \) where \( R_{in} \) is the PFC input impedance
Line Input Current

• For each branch, somewhere within the sinusoid:

\[
I_{L1} = \langle I_{L1}\rangle_{T_{sw}}
\]

• The sum of the two averaged, sinusoidal phases currents gives the total line current:

\[
I_{in} = \frac{\langle I_{L(tot)}\rangle_{T_{sw}}}{2} = \langle I_{L1}\rangle_{T_{sw}} + \langle I_{L2}\rangle_{T_{sw}}
\]

• Assuming a perfect current balancing:

\[
2 \cdot \langle I_{L1}\rangle_{T_{sw}} = 2 \cdot \langle I_{L2}\rangle_{T_{sw}} = I_{in}
\]

• The peak current in each branch is \( I_{in}(t) \)
**Ac Component of the Refueling Current**

- The refueling current (output diode(s) current) depends on the mode:

  - **Single phase CCM**
    - rms value over $T_{sw}$
    - $I_{in} \cdot \sqrt{\frac{V_{in}}{V_{out}}}$

  - **Single phase CrM**
    - rms value over $T_{sw}$
    - $\frac{2}{\sqrt{3}} \cdot I_{in} \sqrt{\frac{V_{in}}{V_{out}}}$

  - **Interleaved CrM**
    - rms value over $T_{sw}$
    - $\frac{2}{\sqrt{3}} \cdot I_{in} \sqrt{\frac{V_{in}}{V_{out}}}$
A Reduced RMS Current in the Bulk Capacitor

- Integration over the sinusoid leads to (resistive load):

<table>
<thead>
<tr>
<th></th>
<th>Single phase CCM PFC</th>
<th>Single phase CrM or FCCrM PFC</th>
<th>Interleaved CrM or FCCrM PFC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Diode(s) rms current ( (I_D^{(\text{rms})}) )</td>
<td>( \frac{8\sqrt{2} \cdot \left( \frac{P_{\text{out}}}{\eta} \right)^2}{3\pi \cdot V_{\text{in}^{(\text{rms})}} \cdot V_{\text{out}}} )</td>
<td>( \frac{2 \cdot 8\sqrt{2} \cdot \left( \frac{P_{\text{out}}}{\eta} \right)^2}{3\pi \cdot V_{\text{in}^{(\text{rms})}} \cdot V_{\text{out}}} )</td>
<td>( \frac{2}{\sqrt{3}} \cdot \frac{8\sqrt{2} \cdot \left( \frac{P_{\text{out}}}{\eta} \right)^2}{3\pi \cdot V_{\text{in}^{(\text{rms})}} \cdot V_{\text{out}}} )</td>
</tr>
<tr>
<td>Capacitor rms current ( (I_C^{(\text{rms})}) )</td>
<td>( \frac{8\sqrt{2} \cdot \left( \frac{P_{\text{out}}}{\eta} \right)^2}{3\pi \cdot V_{\text{in}^{(\text{rms})}} \cdot V_{\text{out}}} - \left( \frac{P_{\text{out}}}{V_{\text{out}}} \right)^2 )</td>
<td>( \frac{32\sqrt{2} \cdot \left( \frac{P_{\text{out}}}{\eta} \right)^2}{9\pi \cdot V_{\text{in}^{(\text{rms})}} \cdot V_{\text{out}}} - \left( \frac{P_{\text{out}}}{V_{\text{out}}} \right)^2 )</td>
<td>( \frac{16\sqrt{2} \cdot \left( \frac{P_{\text{out}}}{\eta} \right)^2}{9\pi \cdot V_{\text{in}^{(\text{rms})}} \cdot V_{\text{out}}} - \left( \frac{P_{\text{out}}}{V_{\text{out}}} \right)^2 )</td>
</tr>
<tr>
<td>300 W, ( V_{\text{out}}=390 \text{V} ) ( V_{\text{in}^{(\text{rms})}}=90 \text{V} )</td>
<td>( I_D^{(\text{rms})} = 1.9 \text{ A} ) ( I_C^{(\text{rms})} = 1.7 \text{ A} )</td>
<td>( I_D^{(\text{rms})} = 2.2 \text{ A} ) ( I_C^{(\text{rms})} = 2.1 \text{ A} )</td>
<td>( I_D^{(\text{tot})^{(\text{rms})}} = 1.5 \text{ A} ) ( I_C^{(\text{rms})} = 1.3 \text{ A} )</td>
</tr>
</tbody>
</table>

- Interleaving dramatically reduces the rms currents

\( \Rightarrow \) reduced losses, lower heating, increased reliability
## Summary

<table>
<thead>
<tr>
<th>Single FCCrM stage</th>
<th>Interleaved FCCrM stage</th>
<th>Single CCM stage</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>General</strong></td>
<td>300 W, wide mains</td>
<td></td>
</tr>
<tr>
<td>$\Delta I_{\text{r}[\text{max}]}$ (A)</td>
<td>Independent on L</td>
<td>10.0 A</td>
</tr>
<tr>
<td>Inductor</td>
<td>1 coil</td>
<td>2 coils</td>
</tr>
<tr>
<td></td>
<td>$L = 75 \mu\text{H}$</td>
<td>$L = 150 \mu\text{H}$</td>
</tr>
<tr>
<td></td>
<td>$L_{\text{pk}(\text{max})} = 10 \text{ A}$</td>
<td>$L_{\text{pk}(\text{max})} = 5.0 \text{ A}$</td>
</tr>
<tr>
<td></td>
<td>$L_{\text{ms}(\text{max})} = 4.1 \text{ A}$</td>
<td>$L_{\text{ms}(\text{max})} = 2.0 \text{ A}$</td>
</tr>
<tr>
<td></td>
<td>$L^2 L_{\text{pk}} = 7.5 \text{ mJ}$</td>
<td>$L^2 L_{\text{pk}} = 3.7 \text{ mJ}$</td>
</tr>
<tr>
<td>MOSFETs</td>
<td>1° SPP20H60 or 2° SPP11N60</td>
<td>2° SPP11N60</td>
</tr>
<tr>
<td>Diode</td>
<td>Ultrafast</td>
<td>2° Ultrafast</td>
</tr>
<tr>
<td>$I_{\text{C[rmax]}}$ (A)</td>
<td>$2.0$</td>
<td>$1.3$</td>
</tr>
<tr>
<td>$V_{\text{DS}[\text{max}]}$ (V)</td>
<td>$3.0 \sqrt{2 L_{\text{pk}} V_{\text{DS}}}$</td>
<td>$3.0 \sqrt{2 L_{\text{pk}} V_{\text{DS}}}$</td>
</tr>
<tr>
<td>EMI complexity</td>
<td>DM: high</td>
<td>DM: moderate</td>
</tr>
<tr>
<td>Characteristics</td>
<td>Compact design</td>
<td>Low profile designs</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Compact design</td>
</tr>
</tbody>
</table>

(Compared to CrM, FCCrM allows the use of smaller inductances (due to frequency clamp).
The inductance for the single and interleaved FCCrM stages is based on a 130 kHz frequency clamp (high frequency design). The switching frequency is also supposed to be 130 kHz for the CCM stage.)
Agenda

• Introduction
  ▪ Basic solutions for power factor correction
  ▪ New needs to address

• Interleaved PFC
  ▪ Basic characteristics
  ▪ A discrete solution
  ▪ Performance

• Bridgeless PFC
  ▪ Why should we care of the input bridge?
  ▪ Main solutions
  ▪ Ivo Barbi solution
  ▪ Performance of a wide mains, 800 W application

• Conclusion
Interleaving: Master/Slave Approach…

- The master branch operates freely
- The slave follows with a 180° phase shift
- Main challenge: maintaining the CrM operation (no CCM, no dead-time)

Current mode: inductor unbalance

Voltage mode: on-time shift
Interleaving: Independent Phases Approach...

- Each phase properly operates in CrM or FCCrM.
- The two branches interact to set the 180° phase shift
- Main challenge: to keep the proper phase shift

- We selected this approach

On-time perturbation for one phase

CrM operation is maintained but a perturbation of the on-time may degrade the 180° phase shift
**General Principle on a Two-NCP1601 Solution**

- The solution lies on the Frequency Clamp Critical Conduction mode, unique scheme developed by ON Semiconductor (NCP1601)

- Two NCP1601 drive two independent PFC branches:
  - Auxiliary windings are used to detect the core reset of each branch
  - The current sensing is shared by the two stages for protection only (Over Current Limitation)

- The two branches are operating in voltage mode
Synchronization: the Main Challenge

• One driver (DRV2) synchronizes the two branches so that:
  – Branch 1 (DRV1) cannot turn high until a time $\tau$ has elapsed
  – Branch 2 (DRV2) cannot dictate a new conduction phase within $2\tau$

• Hence:
  – In fixed frequency operation, the switching period for each branch is $2\tau$ and the two phases are naturally interleaved
  – In CrM, the switching frequency is that imposed by the current cycle ($T_{sw}>2\tau$) and must stabilize out of phase.

• Possible slippages are contained by a phase compensation circuitry (refer to www.onsemi.com for detailed AN available in Q4 2008).
NCP1601 Synchronization Capability

- The oscillator oscillates between 3.5 and 5 V
- The NCP1601 generates a clock when the oscillator goes below 3.5 V
- The clock signal is stored until ZCD is detected

---

**Fixed Frequency**

- V_{osc}
- I_L (coil current)

**Critical Conduction Mode**

- ZCD

---

www.onsemi.com
Operation @ 230 \( V_{\text{rms}} \), Medium Load

- Each stage operates in fixed frequency mode
- Both branches are synchronized to DRV2
- A new DRV2 pulse can take place after \( 2\tau \)
- A new DRV1 pulse can occur after \( \tau \)
- The switching period for each branch is then \( 2\tau \) and they operate out of phase.

A new drive sequence cannot take place as long as the SYNC signal remains higher than 3.5 V (see NCP1601 operation).
Operation at Low Line, Full Load

- The circuit operates in critical conduction mode
- The operation of both branches are synchronized to DRV2
- A new DRV2 pulse can take place after $2\tau$, but the MOSFET turn on is delayed until the core is reset
- A new DRV1 pulse can occur after $\tau$, but again, the MOSFET turn on is delayed until the core is reset
Remarks on the Solution

• The NCP1601 operates in voltage mode
• Same on-time and hence switching period in the two branches
• A coil imbalance
  – Does not affect the switching period
  – “Only” causes a difference in the power amount conveyed by each branch

\[
\frac{I_{in(1)}}{I_{in(2)}} = \frac{L_2}{L_1}
\]

• The two branches are synchronized but they operate independently:
  – Discontinuous conduction mode is guaranteed (zero current detection)
  – No risk of CCM operation
  – Both branches enter CrM at full load
The NCP1601 controllers are fed by an external 15 V power source.

Wide mains, 300 W, PFC pre-converter.

The circuitry for zero current detection (branch 1) involves components like capacitors (C10, C11, C20) and resistors (R2, R11, R12). The circuitry for zero current detection (branch 2) includes a diode (D12) and a resistor (R27). The circuitry for compensation of possible phase shift utilizes a capacitor (C19) and a resistor (R24). The circuitry for Frequency Foldback incorporates a capacitor (C12) and a resistor (R28).
The Board...

Wide mains, 300 W, PFC pre-converter

Two NCP1601 circuits

MUR550

Buck converter to provide Vcc (not used for test)
Input Voltage and Current

- As expected, the input current looks like a CCM one
- At high line, frequency foldback influences the ripple
Zoom of the Precedent Plots

- These plots were obtained at the sinusoid top
- The current swings at twice the frequency of each phase
- At low and high line, the phase shift is substantially 180°
No Overlap between the Refueling Sequences

- **CrM at low line with valley switching**
- **Fixed frequency operation at high line (frequency foldback)**
- **No overlap between the demag. phases in both cases**
Performance Measurements

• Conditions for the measurements:
  – The measurements were made after the board was 30 mn operated full load, low line
  – All the measurements were made consecutively without interruption
  – PF, THD, $I_{in(rms)}$ were measured by a power meter PM1200
  – $V_{in(rms)}$ was measured directly at the input of the board by a HP 34401A multimeter
  – $V_{out}$ was measured by a HP 34401A multimeter
  – The input power was computed according to:

\[
    P_{in(avg)} = V_{in(rms)} \cdot I_{in(rms)} \cdot PF
\]

  – Open frame, ambient temperature, no fan
The plot portrays the efficiency over the line range, from 20% to 100% of the load.

- The efficiency remains higher than 95%!
Switching Frequency (at the Sinusoid Top)

- The plot portrays $f_{sw}$ (sinusoid top) over the line range, as a function of the load.
- The PFC stages operate in CrM at full load.

85 kHz

Frequency foldback

CrM lowers the switching frequency

30 60 90 120 150 180 210 240 270 300 330

Output power (W)

20.0 30.0 40.0 50.0 60.0 70.0 80.0 90.0 100.0

Switching frequency (kHz)

90 V_{rms}

120 V_{rms}

230 V_{rms}
Conclusion

- Interleaved PFCs
  - Reduce the input current ripple
  - Lower the bulk capacitor rms current
- Two NCP1601 provide an efficient solution for interleaving
- Besides interleaving, this solution takes benefit of:
  - The FCCrM mode that optimizes the efficiency
  - MUR550 diodes optimized for DCM PFC applications
  - Frequency foldback (light load)
- The solution has been tested on a 300 W, wide mains board
- **95% efficiency at 90 V_{rms} over a large load range** (from 20% to 100% load)
- A 16-pin interleaved PFC controller is under development
Agenda

• Introduction
  ▪ Basic solutions for power factor correction
  ▪ New needs to address

• Interleaved PFC
  ▪ Basic characteristics
  ▪ A discrete solution
  ▪ Performance

• Bridgeless PFC
  ▪ Why should we care of the input bridge?
  ▪ Main solutions
  ▪ Ivo Barbi solution
  ▪ Performance of a wide mains, 800 W application

• Conclusion
The diodes bridge rectifies the ac line voltage
Two diodes conduct simultaneously
The PFC input current flows through two series diodes
Efficiency Loss caused by the Diodes Bridge

- Average current flowing through the input diodes:

\[
\langle I_{bridge} \rangle_{T_{line}} = \langle I_{line}(t) \rangle_{T_{line}} = \frac{2\sqrt{2}}{\pi} \cdot \frac{P_{out}}{\eta \cdot V_{in}(\text{rms})}
\]

- Dissipation in the diodes bridge:

\[
P_{bridge} = 2 \cdot V_f \cdot I_{bridge} \approx 2 \cdot V_f \cdot \frac{2\sqrt{2} \cdot P_{out}}{\eta \cdot \pi \cdot V_{in}(\text{rms})}
\]

- If \( V_f = 1 \) V and \( (V_{in(\text{rms})})_{LL} = 90 \) V:

\[
P_{bridge} \approx 2\% \cdot \frac{P_{out}}{\eta}
\]

⇒ In low mains applications (@ 90 V\(_{\text{rms}}\)), the diodes bridge wastes about 2% efficiency!
Basic Bridgeless PFC

Switching cell when PH2 is high
M1 is off

Switching cell when PH1 is high
M2 is off

Ac Line

PH1
L
PH2

D1
D2

M1
M2
Operation with Positive Half-Wave

- PH1 is high, PH2 is low:
  - M1 is on: conduction time
  - M1 is open: off time

- M2 body diode grounds PH2 as would a diode bridge.
Operation with Negative Half-Wave

- PH1 is low, PH2 is high:
  - M2 is on: conduction time
  - M1 is open: off time

- Both line terminals are pulsating at the switching frequency
- The pulsation swing is high ($V_{OUT}$)
- HF noise that leads to a tedious EMI filtering
Ivo Barbi Bridgeless Boost

Two PFC stages but:
- One driver with no need for detecting the active half-wave
- Improved thermal performance
- As with conventional PFC stages, the negative phase is always attached to ground. EMI issue is solved.
Current Sharing

Part of the current flows...
... through the supposedly inactive MOSFET and coil!
Two Return Paths…

PH2 is the positive terminal

MOSFET is on
MOSFET is off

Need for current sense transformers

Small low frequency impedance

Body diode

Ac Line

PH2

0 V

V_in

DRV

R_sense

www.onsemi.com
Schematic for 800 W Prototype

**« PH1 » PFC stage**
- D1: IN4007
- D2: CSD10060
- D3: 1N4148
- D4: 1N4148

**« PH2 » PFC stage**
- D5: CSD10060

**CM1**
- C13: 1 µF, Type = X2
- R23: 680 kΩ
- R22: 680 kΩ
- C19: 4.7 nF, Type = Y2
- C18: 4.7 nF, Type = Y2
- C14: 1 µF, Type = X2
- F1: 10 A

**CM2**
- C15: 1 µF, Type = X2
- C16: 1 µF, Type = X2
- D2x: CSD10060
- D3: 1N4007

90 to 265 Vrms
50 or 60 Hz line voltage

RETURN
Board Photograph

NCP1653
And
MC33152
MOSFET
driver

Bulk
converter to
generate the
V_{cc} voltage
(NCP1012)
Typical Waveforms

- These plots portray typical waveforms at full load ($I_{out} = 2.1$ A)
- “CS” is representative of the current flowing into the MOSFETs of the two branches (common output of the current transformers)
- The input current is sinusoidal
Zoom of the Precedent Plots
(Top of the Sinusoid)

- The switching frequency is 100 kHz
- The waveforms are similar to those of a traditional CCM PFC
Performance Measurements

• Conditions for the measurements:
  – The measurements were made after the board was 30 mn operated full load, low line
  – All the measurements were made consecutively without interruption
  – PF, THD, $I_{in(rms)}$ were measured by a power meter PM1200
  – $V_{in(rms)}$ was measured directly at the input of the board by a HP 34401A multimeter
  – $V_{out}$ was measured by a HP 34401A multimeter
  – The input power was computed according to:
    
    $$P_{in(avg)} = V_{in(rms)} \cdot I_{in(rms)} \cdot PF$$

  – Open frame, ambient temperature, no fan
The plot portrays the efficiency from 20% to 100% of the load. At 90 V\textsubscript{rms}, full load, it is about 94% without fan (95% at 100 V\textsubscript{rms}). At 20% of full load, efficiency is in the range or higher than 96%.
• THD remains very low on the whole range
Conclusion

- A bridgeless PFC controlled by the NCP1653 has been developed (100 kHz)
- The prototype was tested at full load (800 W output) without fan (open frame, ambient temperature)
- In these conditions, the efficiency was measured in the range of 94% at 90 $V_{\text{rms}}$ and 95% at 100 $V_{\text{rms}}$
- The THD remains very low
- Bridgeless can be an efficient solution for high power applications.
- An application note is being prepared and should be posted in Q4 this year.
Agenda

• Introduction
  ▪ Basic solutions for power factor correction
  ▪ New needs to address

• Interleaved PFC
  ▪ Basic characteristics
  ▪ A discrete solution
  ▪ Performance

• Bridgeless PFC
  ▪ Why should we care of the input bridge?
  ▪ Main solutions
  ▪ Ivo Barbi solution
  ▪ Performance of a wide mains, 800 W application

• Conclusion
Conclusion

- New requirements:
  - Compactness and form factor (LCD TV)
  - Efficiency (ATX power supplies)
- New solutions can address them
- Interleaved PFC brings:
  - Efficiency
  - Flat design
  - Improved heat distribution
  - Reduced rms current through the PFC stage
  - Modular approach
- Bridgeless PFC:
  - halves the losses in the input rectification
  - Improves the heat distribution
- ON Semiconductor supports these innovative approaches
For More Information

• View the extensive portfolio of power management products from ON Semiconductor at www.onsemi.com

• View reference designs, design notes, and other material supporting the design of highly efficient power supplies at www.onsemi.com/powersupplies