



DRILL CHART: TOP TO BOTTOM						
ALL UNITS ARE IN MILS						
FIGURE	FINISHED SIZE	ROTATION	TOLERANCE	DRILL TOLERANCE	TRAVEL	PLATED QTY
-	10.0	-	+2.0/-6.0	-	PLATED	41
-	14.0	-	+2.0/-6.0	-	PLATED	348
-	14.0	-	+2.0/-6.0	-	PLATED	84
+	29.5	-	+2.0/-2.0	-	PLATED	16
+	40.0	-	+2.0/-2.0	-	PLATED	2
+	40.0	-	+2.0/-2.0	-	PLATED	14
A	62.0	-	+0.0/-0.0	-	PLATED	8
B	61.0	-	+2.0/-2.0	-	PLATED	2
O	86.6	-	+3.8/-3.8	-	PLATED	8
+	35.4	-	+2.0/-2.0	-	NON-PLATED	2
+	156.0	-	+4.0/-4.0	-	NON-PLATED	8
B	82.7x39.4	90.000	+0.0/-0.0	+4.0/-4.0	PLATED	1
B	90.6x39.4	90.000	+0.0/-0.0	+4.0/-4.0	PLATED	1


STACKUP TABLE			
UNIT = MILS			
#	NAME	TYPE	MATERIAL THICKNESS
		SURFACE	AIR 0
1	TOP CONDUCTOR	COPPER	1.7
		DIELECTRIC	FR-4 11.9
2	L2 PLAIN	COPPER	1.4
		DIELECTRIC	FR-4 16
3	L3 PLAIN	COPPER	1.4
		DIELECTRIC	FR-4 11.9
4	BOTTOM CONDUCTOR	COPPER	1.7
		SURFACE	AIR 0
TOTAL THICKNESS			58


- FABRICATION NOTES (UNLESS OTHERWISE SPECIFIED):
IMPORT NOTES FROM Templates/notes/fab.txt
- NOTES (UNLESS OTHERWISE SPECIFIED):
1. BUILD TO SPECIFICATIONS WITH IPC 6011, IPC 6012, OR IPC 6013 DEPENDANT ON TYPE OF BOARD.
 2. LAMINATE MATERIAL SHALL MEET THE REQUIREMENTS OF IPC 4101 (NOMINAL DIELECTRIC THICKNESS WITHIN +/- 10% OF STACKUP DETAIL).
 3. FINISH: ENIG 2 MICRO-INCHES MINIMUM OF GOLD OVER 110-236 MICRO-INCHES OF NICKEL.
 4. TOP SIDE SHOWN.
 5. HOLE DIAMETERS ARE AFTER PLATING, 0.8 MIL AVERAGE.
 6. SILKSCREEN BOTH SIDES USING EPOXY OR ACRYLIC BASED WHITE INK. ALL CHARACTERS SHOULD BE REMOVED FROM ANY CONDUCTIVE SURFACE. NO SILKSCREEN ON PADS.
 7. ETCH, SILK, VENDOR ID, UL DESIGNATION, AND DATECODE ON THE BACKSIDE.
 8. NO SOLDER MASK BOTH SIDES GREEN USING LIQUID PHOTO IMAGEABLE METHOD.
 9. IMPEDANCE REQUIREMENTS ARE AS FOLLOWS: 50 OHM SINGLE END, 100 OHM DIFFERENTIAL. ALL OTHERS ARE AS FOLLOWS: 50 OHM SINGLE END. TRACE WIDTHS SHALL NOT BE MODIFIED WITHOUT APPROVAL FROM SEMICONDUCTOR.
 10. NO CHANGES WILL BE ALLOWED WITHOUT SECTEPP2 APPROVAL FROM SEMICONDUCTOR.
 11. TOOLING HOLES ARE TO BE DRILLED AWAY AT THE SAME TIME AS OTHER HOLES.
 12. ALL MATERIALS ARE TO BE ROHS AND REE COMPLIANT.
 13. LAYER STACKUP INFORMATION AND DIMENSIONS IN THIS DRAWING SHOWS OUTER LAYER. CUPPER PLATING DISTRIBUTION IN LOW PRESSURE AREAS TO AVOID DELAMINATION.
 14. REMOVAL OF NON-FUNCTIONAL PADS ON INNER LAYERS IS ACCEPTABLE.
 15. PROVIDE BONDS IN ARRAY FORMAT. ARRAYS SHOULD HAVE MINIMUM OF 500 WELS ON ALL SIDES.


UNLESS OTHERWISE SPECIFIED		SIGNATURES	DATE	SEMICONDUCTOR	
DESIGNED BY CHECKED BY DRAWN BY DATE APPROVED	DESIGNED BY	DATE	DATE	BU Enable 15A Switcher	
	DATE	DATE	DATE		
	DATE	DATE	DATE	REV D REV1 ONSEC-18-017	
	DATE	DATE	DATE		
PAGE 1/1		FABRICATION		PAGE 1 OF 3	

















ASSEMBLY TOP NOTES (UNLESS OTHERWISE SPECIFIED):
IMPORT NOTES FROM Templates/notes/assytop.txt

ASSEMBLY TOP NOTES (UNLESS OTHERWISE SPECIFIED):

- [illegible]

UNLESS OTHERWISE SPECIFIED	SIGNATURES		DATE	
DESIGNERS USE TO HOLD TOLERANCES IN:	DESIGN: Ryan Johnson	5/18/19		
	CHECKED: Ryan Johnson	5/18/19		
	DESIGNED: Ryan Johnson	5/18/19		
	DRAWN: Ryan Johnson	5/18/19		
				BU Enable ISA Switcher
DESIGN		REVISION	PWB NO	
		REV1	ONSECD-18-017	
SCALE	1/1	REVISION	ASSEMBLY TOP	
			SHEET 2 OF 2	

