





DRILL CHART: TOP to BOTTOM ALL UNITS ARE IN MILS				
FIGURE	FINISHED SIZE	TOLERANCE, DRILL	PLATED	QTY
•	14.0	+2.0/-6.0	PLATED	70
*	14.0	+2.0/-6.0	PLATED	279
•	23.6	+2.0/-2.0	PLATED	1
◦	29.5	+2.0/-2.0	PLATED	9
○	40.0	+4.0/-4.0	PLATED	4
◇	62.0	+0.0/-0.0	PLATED	8
△	86.6	+3.9/-3.9	PLATED	8
◦	35.4	+2.0/-2.0	NON-PLATED	2
○	126.0	+5.0/-5.0	NON-PLATED	8


STACKUP TABLE				
Unit = mils				
#	NAME	TYPE	MATERIAL	THICKNESS
		SURFACE	AIR	0
1	TOP	CONDUCTOR	COPPER	1.4
		DIELECTRIC	FR-4	7
2	L2	PLANE	COPPER	1.2
		DIELECTRIC	FR-4	44
3	L3	PLANE	COPPER	1.2
		DIELECTRIC	FR-4	4
4	BOTTOM	CONDUCTOR	COPPER	1.4
		SURFACE	AIR	0
TOTAL THICKNESS				63.2




















## ASSEMBLY TOP NOTES (UNLESS OTHERWISE SPECIFIED):

1. ASSEMBLE AND INSPECT PER IPC-A-610 CLASS 3.
2. SOLDER, FLUX, AND ROHS TYPES SHOULD BE DEFINED IN QUOTATION FROM MANUFACTURER.
3. IF BARE BOARDS ARE SUPPLIED BY ON SEMICONDUCTOR THEY WILL BE AN ARRAY OR INDIVIDUAL PIECES.
4. ONLY PARTS CONTAINED IN BILL OF MATERIALS SHALL USED FOR TURN-KEY ASSEMBLY UNLESS EQUIVALENT PART APPROVED BY ON SEMICONDUCTOR.
5. REMOVE ANY KAPTON TAPE COVERING COMPONENTS EXCEPT FOR IMAGE SENSORS WHERE IT SHOULD ONLY BE REMOVED IF LENS OR LENS HOLDER INTERFERE WITH KAPTON TAPE REMOVAL.
6. "DNI" REFERENCE IN BILL OF MATERIALS MEANS DO NOT INSTALL AND THESE PARTS ARE NOT REQUIRED FOR BOARD BUILD.
7. RETURN ALL CONSIGNED AND TURN-KEY UNASSEMBLED OR EXTRA COMPONENTS WITH ASSEMBLED PCBs.
8. REFLOW HEAT PROFILE IS REQUIRED BY ASSEMBLER TO ENSURE PROPER SOLDER ATTACH.
9. HIDDEN PINS SUCH AS BGA PACKAGES ARE REQUIRED TO BE X-RAY'ED FOR PROPER SOLDER ATTACH.
10. NO ARRAY MOUSE BITES ARE ALLOWED ON EDGE OF FINISHED PCB. USE PLUNGE ROUTER TO REMOVE AFTER ASSEMBLY.
11. SOLDERMASK BARREL RELIEF TO AVOID ASSEMBLY ISSUES ON LARGE SURFACE MOUNT PADS IS ACCEPTABLE.
12. IF ASSEMBLY BOTTOM NOTES ARE NOT FOUND USE TOP NOTES.

UNLESS OTHERWISE SPECIFIED	SIGNATURES	DATE	ON SEMICONDUCTOR		
DIMENSIONS ARE IN MILS TOLERANCES ON:	DRAWN: MICHAEL OATMAN	01/29/19	BU ENABLE XDFN LDO		
	CHECKED: MICHAEL OATMAN	01/29/19			
	ENGRG: MICHAEL OATMAN	01/29/19			
	ISSUED: MICHAEL OATMAN	01/29/19	SIZE A	REVISION REV1	DWG NO ONSEC-18-016
			SCALE 1/1	DRAWING ASSEMBLY TOP	SHEET 2 OF 3



1. USE ASSEMBLY TOP NOTES.  
ASSEMBLY BOTTOM NOTES (UNLESS OTHERWISE SPECIFIED):

SCALE 1/1		DRAWING	ASSEMBLY BOTTOM	SHEET 3 OF 3	DATE		SIGNATURES		UNLESS OTHERWISE SPECIFIED	
					01/15/19		DRAWN: MICHAEL OATMAN		DIMENSIONS ARE IN MILS TOLERANCES ON:	
					01/15/19		CHECKED: MICHAEL OATMAN			
					01/15/19		ENG'D: MICHAEL OATMAN			
					01/15/19		ISSUED: MICHAEL OATMAN			
REV A					SIZE	REVISION	DWG NO	BU ENABLE XDFN LDO		
							ONSEC-18-016	SEMICONDUCTOR		

