STF202-22T1G

USB Filter with ESD Protection

This device is designed for applications requiring **Line Termination**, **EMI Filtering** and **ESD Protection**. It is intended for use in upstream USB ports, Cellular phones, Wireless equipment and computer applications. This device offers an integrated solution in a small package (TSOP–6, Case 318G) reducing PCB space and cost.

**Features:**
- Provides USB Line Termination, Filtering and ESD Protection
- Single IC Offers Cost Savings by Replacing 3 Resistors, 2 Capacitors, and 5 TVs diodes
- Bi–directional EMI Filtering Prevents Noise from Entering/Leaving the System
- IEC61000–4–2 ESD Protection for USB Port
- Flexible Pull–down or Pull–up Line Termination to Meet USB 1.1 Low Speed and High Speed Specification
- ESD Ratings: Machine Model = C
  Human Body Model = 3B
- This is a Pb–Free Device

**Benefits:**
- TSOP–6 Package Minimizes PCB Space
- Integrated Circuit Increases System Reliability versus Discrete Component Implementation
- TVS Devices Provide ESD Protection That is Better than a Discrete Implementation because the Small IC minimizes Parasitic Inductances

**Typical Applications:**
- USB Hubs
- Computer Peripherals Using USB

**MAXIMUM RATINGS**  \( (T_A = 25^\circ C) \)

<table>
<thead>
<tr>
<th>Rating</th>
<th>Symbol</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Steady State Power</td>
<td>(P_D)</td>
<td>225</td>
<td>mW</td>
</tr>
<tr>
<td>Maximum Junction Temperature</td>
<td>(T_J(\text{max}))</td>
<td>125</td>
<td>°C</td>
</tr>
<tr>
<td>Operating Temperature Range</td>
<td>(T_J)</td>
<td>–55 to +125</td>
<td>°C</td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>(T_{stg})</td>
<td>–55 to +125</td>
<td>°C</td>
</tr>
<tr>
<td>Lead Solder Temperature</td>
<td>(T_L)</td>
<td>260</td>
<td>°C</td>
</tr>
<tr>
<td>(10 second duration)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
ELECTRICAL CHARACTERISTICS (TA = 25°C)

<table>
<thead>
<tr>
<th>Device</th>
<th>Device Marking</th>
<th>VRWM (Volts)</th>
<th>VBR @ 1 mA (Volts)</th>
<th>Max IR @ VRWM = 5.25 V</th>
<th>Max IR @ VRWM = 3.3 V</th>
<th>I/O Pin (µA)</th>
<th>Typical Line Capacitance (pF) (Notes 2, 3)</th>
<th>Series Resistor Rs (Ω) (Note 1)</th>
<th>Pull-up Resistor Rup (kΩ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>STF202−22T1G</td>
<td>S22</td>
<td>5.25</td>
<td>6.0</td>
<td>8.0</td>
<td>5.0</td>
<td>1.0</td>
<td>68</td>
<td>20</td>
<td>22</td>
</tr>
</tbody>
</table>

1. For other Rs values (i.e. Rs = 30 Ω) contact your local ON Semiconductor sales representative.
2. Measured at 25°C, VR = 0 V, f = 1 MHz, Pins 2, 3, 4 or 5 to GND with Pin 1 also grounded.
3. For other capacitance values contact your local ON Semiconductor sales representative.

TYPICAL CHARACTERISTICS

Figure 1. Analog Cross-talk (D+ to D−)
Figure 2. Insertion Loss Characteristics
Figure 3. Rs versus Temperature
Figure 4. Rup versus Temperature
APPLICATIONS BACKGROUND

What Is USB?

The USB is not a serial port, it is a serial bus, a fact that enables a single port on the computer to be a link for a myriad of devices, (up to 127 devices in a USB system). We can easily chain one device to another and use one port as a connecting point of many devices by using a hub. All these enables us to look at the USB system as a small network of devices.

The Universal Serial Bus (USB) makes connecting devices to your computer faster, easier and virtually limitless. High-Speed USB devices are capable of communicating at speeds up to 12 megabits without shutting down and without having to open your computer.

Typically the USB system consists of one host, hubs and devices.  

The Host in the USB system, is responsible to the whole complexity of the protocol (simplifies the designing of USB devices). The host controls the media access, therefore, no one can access the bus unless it got an approval required from the host.

The Hub provides an interconnect point, which enables many devices to connect to a single USB port. The logical topology of the USB is a star structure, all the devices are connected (logically) directly to the host. It is totally transparent to the device what is its hub tier (the number of hubs the data has to flow through). The hub is connected to the USB host in the upstream direction (data flows “up” to the host) and is connected to the USB device in the downstream direction (data flows “down” from the host to the device). The hub’s main functionality is the responsibility of detecting an attachment and detachment of devices, handling the power management for devices that are bus–powered (get power from the bus), and responsibility for bus error detection and recovery. Another important role of the hub is to manage both full and low speed devices. When a device is attached to the system the hub detects the speed, which the device operates in, and through the whole communication on the bus prevents from full speed traffic to reach low speed device and vice versa – prevent from low speed traffic to reach full speed device.

The Device is defined as everything in the USB system, which is not a host (including hubs). A device provides one or more USB functions. Most of the devices provide only one function but there may be some, which provides more than one and called compound devices. We refer to two kinds of devices – self powered or bus powered devices. A device that gets its power from the bus is called bus powered and on the other hand a device which supplies its own power is called self powered. There are two kinds of devices:

Full–speed devices – operates in 12 Mb/s
Low–speed devices that work in 1.5 Mb/s

STF202 Device Information

The Universal Serial Bus (USB) specification revision 1.1 requires EMI Filtering and line termination for the USB I/O lines. The STF202 device from ON Semiconductor provides upstream termination, EMI Filtering and ESD Protection to IEC61000–4–2 (Level 4) in an integrated solution placed in a small and single package (TSOP–6, Case 318G). The equivalent circuit of this device is shown in the Figure 6.

![Figure 6.](http://onsemi.com)
As previously mentioned, there are two types of configurations for the USB port which are upstream and downstream. If your port connects to the host either in a direct way or through a hub, you are upstream (data flows “up” to the host) and in the other hand, if you are the host or your port provides access to the host then you are downstream (data flows “down” from the host to the device). In the case of the STF202 device, it provides upstream termination. The Figure 7 represents the termination for an upstream USB port.

![Figure 7.](image1)

The USB Line termination is reached through the series resistors placed in the D+ and D− lines. These resistors insure the proper termination to maintain the integrity of the signal. The Pull up Resistor of 1.5 kΩ on either the D+ or D− data lines is used to identify the equipment as either full−speed or low−speed device.

**Connection for Full−Speed and Low−Speed Devices**

As mentioned before, there are two kinds of port devices:

Full−Speed devices − operates in 12 Mb/s
Low−Speed devices that work in 1.5 Mb/s

The STF202 device can be shaped to be used for either Full−Speed or Low−Speed devices which is achieved as described below:

**Full−Speed Devices**

The Pull up resistor (Rpu) is connected to the D+ Line. The terminal 1 is connected to the Voltage Supply Line (VBUS) while the terminal 6 is connected to ground. The input of the D+ line is connected in the terminal 3 which outputs from the terminal 4. Finally, the input of the D− line is connected in the terminal 2 which outputs from the terminal 5. The Figure 8 shows the connections of the STF202 device for “Full−Speed devices”.

![Figure 8.](image2)

**Low−Speed Devices**

The Pull up resistor (Rpu) is connected to the D− Line. The terminal 1 is connected to the Voltage Supply Line (VBUS) while the terminal 6 is connected to ground. The input of the D− line is connected in the terminal 3 which outputs from the terminal 4. Finally, the input of the D+ line is connected in the terminal 2 which outputs from the terminal 5. The Figure 9 shows the connections of the STF202 device for “Low−Speed devices”.

![Figure 9.](image3)
The Figure 10 describes in a simplified way what the USB port components are. As shown in this diagram, there are signals for upstream and downstream ports which must be provided with Line Termination and EMI Filtering to meet the requirements of the USB specification revision 1.1. In addition to the Line termination and EMI Filtering, it is also needed to protect the USB I/O Lines against ESD conditions, so TVS devices must be added for these purposes.

As mentioned before, the ON Semiconductor STF202 device provides “upstream termination”, EMI Filtering and ESD Protection to IEC61000–4–2 in an integrated solution placed in a small and single package (TSOP–6, Case 318G). The typical application for the STF202 device is shown in the Figure 11.
MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

ON Semiconductor®

PACKAGE DIMENSIONS
MECHANICAL CASE OUTLINE

© Semiconductor Components Industries, LLC, 2019 www.onsemi.com

DOCUMENT NUMBER: ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

PACKAGE DIMENSIONS

DIMENSIONS: MILLIMETERS

NOTES:
2. CONTROLLING DIMENSION: MILLIMETERS.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
4. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.
5. PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE.

STYLE 1:
PIN 1. DRAIN
2. SOURCE
3. GATE
4. CATHODE/DRAIN
5. SOURCE 1
6. DRAIN

STYLE 2:
PIN 1. ANODE
2. SOURCE
3. GATE
4. CATHODE/DRAIN
5. SOURCE 1
6. DRAIN

STYLE 3:
PIN 1. ENABLE
2. N/C
3. R BOOST
4. Vz
5. V in
6. V out

STYLE 4:
PIN 1. N/C
2. V in
3. R BOOST
4. GROUND
5. ENABLE
6. LOAD

STYLE 5:
PIN 1. ANODE/CATHODE
2. BASE
3. ANODE
4. COLLECTOR
5. CATHODE
6. GND

STYLE 6:
PIN 1. COLLECTOR
2. BASE
3. COLLECTOR 1
4. EMITTER 1
5. COLLECTOR 2
6. COLLECTOR

STYLE 7:
PIN 1. COLLECTOR
2. COLLECTOR
3. BASE
4. N/C
5. COLLECTOR
6. ANODE

STYLE 8:
PIN 1. Vbus
2. D(in)
3. D(in)+
4. D(out)
5. D(out+)
6. GND

STYLE 9:
PIN 1. LOW VOLTAGE GATE
2. DRAIN
3. SOURCE
4. DRAIN
5. VBUS
6. HIGH VOLTAGE GATE

STYLE 10:
PIN 1. D(OUT)+
2. DRAIN
3. SOURCE
4. DRAIN
5. VBUS
6. D(IN)+

STYLE 11:
PIN 1. SOURCE 1
2. BASE
3. COLLECTOR
4. ANODE
5. COLLECTOR
6. COLLECTOR

STYLE 12:
PIN 1. I/O
2. BASE
3. COLLECTOR 1
4. EMITTER 1
5. COLLECTOR 2
6. I/O

STYLE 13:
PIN 1. GATE 1
2. SOURCE 2
3. GATE 2
4. CATHODE
5. SOURCE 1
6. DRAIN 1

STYLE 14:
PIN 1. ANODE
2. SOURCE
3. GATE
4. CATHODE/DRAIN
5. SOURCE 1
6. CATHODE/DRAIN

STYLE 15:
PIN 1. ANODE/CATHODE
2. SOURCE
3. GATE
4. DRAIN
5. N/C
6. CATHODE

STYLE 16:
PIN 1. ANODE/CATHODE
2. BASE
3. COLLECTOR
4. ANODE
5. CATHODE
6. COLLECTOR

STYLE 17:
PIN 1. Emitter
2. BASE
3. COLLECTOR 1
4. EMITTER 1
5. COLLECTOR 2
6. COLLECTOR

RECOMMENDED SOLDERING FOOTPRINT*

DIMENSIONS: MILLIMETERS

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*

XXX = Specific Device Code
A = Assembly Location
Y = Year
W = Work Week
M = Date Code
Pb–Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, “G” or microdot “•”, may or may not be present.

DATE 12 JUN 2012

DIMENSIONS: MILLIMETERS

NOTE 5
PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE.

STYLE 1:
PIN 1. DRAIN
2. SOURCE
3. GATE
4. CATHODE/DRAIN
5. SOURCE 1
6. DRAIN

STYLE 2:
PIN 1. ANODE
2. SOURCE
3. GATE
4. CATHODE/DRAIN
5. SOURCE 1
6. DRAIN

STYLE 3:
PIN 1. ENABLE
2. N/C
3. R BOOST
4. Vz
5. V in
6. V out

STYLE 4:
PIN 1. N/C
2. V in
3. R BOOST
4. GROUND
5. ENABLE
6. LOAD

STYLE 5:
PIN 1. ANODE/CATHODE
2. BASE
3. ANODE
4. COLLECTOR
5. CATHODE
6. GND

STYLE 6:
PIN 1. COLLECTOR
2. BASE
3. COLLECTOR 1
4. EMITTER 1
5. COLLECTOR 2
6. COLLECTOR

STYLE 7:
PIN 1. COLLECTOR
2. COLLECTOR
3. BASE
4. N/C
5. COLLECTOR
6. ANODE

STYLE 8:
PIN 1. Vbus
2. D(in)
3. D(in)+
4. D(out)
5. D(out+)
6. GND

STYLE 9:
PIN 1. LOW VOLTAGE GATE
2. DRAIN
3. SOURCE
4. DRAIN
5. VBUS
6. HIGH VOLTAGE GATE

STYLE 10:
PIN 1. D(OUT)+
2. DRAIN
3. SOURCE
4. DRAIN
5. VBUS
6. D(IN)+

STYLE 11:
PIN 1. SOURCE 1
2. BASE
3. COLLECTOR
4. ANODE
5. COLLECTOR
6. COLLECTOR

STYLE 12:
PIN 1. I/O
2. BASE
3. COLLECTOR 1
4. EMITTER 1
5. COLLECTOR 2
6. I/O

STYLE 13:
PIN 1. GATE 1
2. SOURCE 2
3. GATE 2
4. CATHODE
5. SOURCE 1
6. DRAIN 1

STYLE 14:
PIN 1. ANODE
2. SOURCE
3. GATE
4. CATHODE/DRAIN
5. SOURCE 1
6. CATHODE/DRAIN

STYLE 15:
PIN 1. ANODE/CATHODE
2. SOURCE
3. GATE
4. DRAIN
5. N/C
6. CATHODE

STYLE 16:
PIN 1. ANODE/CATHODE
2. BASE
3. COLLECTOR
4. ANODE
5. CATHODE
6. COLLECTOR

STYLE 17:
PIN 1. Emitter
2. BASE
3. COLLECTOR 1
4. EMITTER 1
5. COLLECTOR 2
6. COLLECTOR

RECOMMENDED SOLDERING FOOTPRINT*

DIMENSIONS: MILLIMETERS

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*

XXX = Specific Device Code
A = Assembly Location
Y = Year
W = Work Week
M = Date Code
Pb–Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, “G” or microdot “•”, may or may not be present.

DOCUMENT NUMBER: 98ASB14888C

DESCRIPTION: TSOP–6

Electronic versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.