MOSFET - Power, Single N-Channel, WDFN6 30 V, 6.1 mΩ, 15.9 A

Product Preview

NTLJS4D9N03H

Features

- Small Footprint (4 mm²) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- These Devices are Pb–Free, Halogen–Free/BFR–Free and are RoHS Compliant

Applications

- DC-DC Converters
- · Wireless Chargers
- Power Load Switch
- Power Management and Protection
- Battery Management

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	30	V
Gate-to-Source Voltage			V _{GS}	±12	٧
Continuous Drain Cur-	Steady	T _A = 25°C	I _D	15.9	Α
rent R _{θJA} (Notes 1, 3)	State	T _A = 85°C	1	11.5	
Power Dissipation R _{θJA} (Notes 1, 3)		T _A = 25°C	P _D	2.40	W
Continuous Drain Cur-	Steady	T _A = 25°C	I _D	9.5	Α
rent R _{θJA} (Notes 2, 3)	State	T _A = 85°C		6.9	
Power Dissipation R _{θJA} (Notes 2, 3)		T _A = 25°C	P _D	0.86	W
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \mu s$		I _{DM}	64	Α
Operating Junction and Storage Temperature Range			T _J , T _{stg}	-55 to +150	°C
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	52	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	145	

- 1. Surface-mounted on FR4 board using 1 in² pad size, 2 oz. Cu pad.
- 2. Surface-mounted on FR4 board using minimum pad size, 2 oz. Cu pad.
- 3. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted. Actual continuous current will be limited by thermal & electro–mechanical application board design. $R_{\theta CA}$ is determined by the user's board design.

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.




ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
30 V	6.1 mΩ @ 4.5 V	15.9 A

ELECTRICAL CONNECTION





MARKING DIAGRAM



WDFN6 (2.05x2.05) CASE 483AV

YW = Date Code

ZZ = Assembly Lot CodeA = Assembly Site Code

4D9 = Specific Device Code

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 2 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS						•	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /	I _D = 250 μA, ref to 25°C			20		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 \text{ V}.$ $T_{J} = 25^{\circ}\text{C}$				1	μΑ
		$V_{GS} = 0 \text{ V},$ $V_{DS} = 24 \text{ V}$ $T_{J} = 25^{\circ}\text{C}$ $T_{J} = 125^{\circ}\text{C}$			10	1	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} = ±12 V				±100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D$	= 250 μΑ	1.2		2.1	V
Threshold Temperature Coefficient	V _{GS} /T _J	I _D = 250 μA, re	f to 25°C		-4.9		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 4.5 V, I	_D = 10 A		4.7	6.1	mΩ
Forward Transconductance	9FS	V _{DS} = 5 V, I _D = 10 A			51		S
Gate Resistance	R_{G}	$T_A = 25^\circ$	°C		1		Ω
CHARGES AND CAPACITANCES							
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 15 V, f = 1.0 MHz			1020		pF
Output Capacitance	C _{oss}				415		
Reverse Transfer Capacitance	C _{rss}				20		
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 15 \text{ V},$ $I_{D} = 10 \text{ A}$			6.8		nC
Threshold Gate Charge	Q _{G(TH)}				1.4		nC
Gate-to-Source Charge	Q _{GS}				2.5		-
Gate-to-Drain Charge	Q_{GD}				1.5		
SWITCHING CHARACTERISTICS, VG	is = 4.5 V (Note	e 5)				•	
Turn-On Delay Time	t _{d(on)}				11		ns
Rise Time	t _r	VGS = 4.5 V. VG	n = 15 V.		5.5		1
Turn-Off Delay Time	t _{d(off)}	$V_{GS} = 4.5 \text{ V}, V_{DD} = 15 \text{ V},$ $I_{D} = 10 \text{ A}, R_{G} = 6 \Omega$			17		1
Fall Time	t _f				5.7		1
DRAIN-SOURCE DIODE CHARACTEI	RISTICS					•	
Forward Diode Voltage	V_{SD}	Vcs = 0 V T _J :	T _J = 25°C		0.79	1.2	V
		$V_{GS} = 0 V$, $I_S = 10 A$	T _J = 125°C		0.66		1
Reverse Recovery Time	t _{RR}	V _G s = 0 V, dl ₀ /dt	= 100 A/us.		28		ns
Reverse Recovery Charge	Q _{RR}	$V_{GS} = 0 \text{ V, } dl_S/dt = 100 \text{ A/}\mu\text{s,}$ $l_S = 10 \text{ A}$			11		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

DEVICE ORDERING INFORMATION


Device	Package	Shipping [†]
NTLJS4D9N03HTAG	WDFN6 (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{4.} Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

^{5.} Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



T_{.I}, JUNCTION TEMPERATURE (°C) Figure 5. On-Resistance Variation with **Temperature**

50

75

100

125

150

0.4 -50

-25

0

25

Figure 6. Drain-to-Source Leakage Current vs. Voltage

V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V)

20

25

30

15

0.01 0.001

5

10

TYPICAL CHARACTERISTICS




Figure 11. Maximum Rated Forward Biased Safe Operating Area

V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V)

Figure 12. Maximum Drain Current vs. Time in Avalanche

TIME IN AVALANCHE (s)

TYPICAL CHARACTERISTICS




Figure 13. Thermal Characteristics




е

E2

L5 D2 D3 -

BOTTOM VIEW



ddd(M)

L4 L3 |

b (6X)

┌ k1

(4X) L 🗐

WDFN6 2.05X2.05, 0.65P

DATE 02 APR 2019

NOTES:

1. CONTROLLING DIMENSION: MILLIMETERS.

2. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.

3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.

4. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM	MILLIMETERS			
Divi	MIN.	NOM.	MAX.	
Α	0.60	0.70	0.80	
A1	0.00	-	0.05	
A4		(0.20)		
b	0.25	0.30	0.35	
D	1.95	2.05	2.15	
D2	0.84	0.89	0.94	
D3	(0.95)			
Е	1.95	2.05	2.15	
E2	1.45	1.50	1.55	
е	0.65 BSC			
e1	1.30 BSC			
k	(0.35)			
k1		(0.45)		
L	0.18	0.28	0.38	
L3	0.25	0.30	0.35	
L4	0.55	0.60	0.65	
L5	(0.23)			
aaa	0.10			
bbb	0.10			
ccc	0.05			
ddd	0.05			
eee	0.05			

DOCUMENT NUMBER:	98AON13671G	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	WDFN6 2.05X2.05, 0.65P		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales