Power MOSFET

-20 V, -8.2 A, Single P-Channel, 2.0x2.0x0.8 mm WDFN Package

Features

- WDFN Package with Exposed Drain Pads for Excellent Thermal
- Low Profile WDFN (2.0x2.0x0.8 mm) for Board Space Saving
- Ultra Low R_{DS(on)}
- ESD Diode-Protected Gate
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Optimized for Power Management Applications for Portable Products, such as Smart Phones, Media Tablets, PMP, DSC, GPS, and
- Battery Switch
- High Side Load Switch

MAXIMUM RATINGS (T_{.I} = 25°C unless otherwise noted)

Parar	neter		Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	-20	V
Gate-to-Source Voltage			V _{GS}	±8.0	V
Continuous Drain	Steady State	T _A = 25°C	I _D	-8.2	Α
Current (Note 1)		T _A = 85°C		-5.9	
	t ≤ 5 s	T _A = 25°C		-11.2	
Power Dissipation (Note 1)	Steady State	T _A = 25°C	P _D	1.8	W
	t ≤ 5 s	1 ^		3.4	
Continuous Drain		T _A = 25°C	I _D	-5.0	Α
Current (Note 2)	Steady	T _A = 85°C		-3.6	
Power Dissipation (Note 2)	State	T _A = 25°C	P _D	0.7	W
Pulsed Drain Current	t _p = 10 μs		I _{DM}	-40	Α
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 150	°C
ESD (HBM, JESD22-A114)			V_{ESD}	2000	V
Source Current (Body Diode) (Note 2)			I _S	-1.1	Α
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
- 2. Surface Mounted on FR4 Board using the minimum recommended pad size, (30 mm², 2 oz Cu).



ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
	18 mΩ @ -4.5 V	
_20 V	25 mΩ @ –2.5 V	-8.2 A
-20 V	50 mΩ @ –1.8 V	0.27
	90 mΩ @ –1.5 V	



P-CHANNEL MOSFET



WDFN6 CASE 506AP



MARKING


AC = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS



ORDERING INFORMATION

	Device	Package	Shipping [†]
N.	TLJS3A18PZTWG	WDFN6	10000/Tape &
N.	TLJS3A18PZTXG	(Pb-Free)	Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

1

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{ heta JA}$	69	
Junction-to-Ambient – $t \le 5$ s (Note 1)	$R_{ heta JA}$	37	°C/W
Junction-to-Ambient - Steady State Min Pad (Note 2)	$R_{\theta JA}$	186	

Parameter	Symbol	Test Conditions	<u> </u>	Min	Тур	Max	Unit	
OFF CHARACTERISTICS							<u> </u>	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V, } I_D = -250 \mu\text{A}$		-20			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	I _D = -250 μA, Ref to 25°C			11.5		mV/°C	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$	T _J = 25°C			-1.0	μΑ	
Gate-to-Source Leakage Current	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 5$	5.0 V			±5.0	μΑ	
ON CHARACTERISTICS (Note 3)								
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D} = -25$	0 μΑ	-0.4		-1.0	V	
Gate Threshold Temperature Coefficient	V _{GS(TH)} /T _J	30 30 5			3.9		mV/°C	
Drain-to-Source On-Resistance	R _{DS(on)}	$V_{GS} = -4.5 \text{ V}, I_D = -3.5 \text{ V}$	$V_{GS} = -4.5 \text{ V}, I_D = -7.0 \text{ A}$		14.6	18	mΩ	
		$V_{GS} = -2.5 \text{ V}, I_D = -8$	5.0 A		20	25		
		$V_{GS} = -1.8 \text{ V}, I_D = -3$			25	50	1	
		$V_{GS} = -1.5 \text{ V}, I_D = -1.5 \text{ V}$	1.0 A		40	90]	
Forward Transconductance	9 _{FS}	$V_{DS} = -15 \text{ V}, I_D = -3 \text{ V}$	3.0 A		40		S	
CHARGES, CAPACITANCES AND GA	ATE RESISTAN	CE						
Input Capacitance	C _{ISS}	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = -15 \text{ V}$			2240		pF	
Output Capacitance	C _{OSS}				240			
Reverse Transfer Capacitance	C _{RSS}				210			
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = -4.5 \text{ V}, V_{DS} = -15 \text{ V},$ $I_D = -4.0 \text{ A}$			28		nC	
Threshold Gate Charge	Q _{G(TH)}				1.0			
Gate-to-Source Charge	Q_{GS}				2.9			
Gate-to-Drain Charge	Q_{GD}				8.8			
SWITCHING CHARACTERISTICS (No	ote 4)							
Turn-On Delay Time	t _{d(ON)}				8.6		ns	
Rise Time	t _r	V _{GS} = -4.5 V, V _{DD} = -	-15 V,		15			
Turn-Off Delay Time	t _{d(OFF)}	$V_{GS} = -4.5 \text{ V}, V_{DD} = -15 \text{ V},$ $I_{D} = -4.0 \text{ A}, R_{G} = 1.0 \Omega$			150			
Fall Time	t _f				88			
DRAIN-SOURCE DIODE CHARACTE	RISTICS							
Forward Recovery Voltage	V_{SD}	V 0VI 101	T _J = 25°C		-0.63	-1.0	_ v	
		$V_{GS} = 0 \text{ V}, I_{S} = -1.0 \text{ A}$	T _J = 125°C		-0.50			
Reverse Recovery Time	t _{RR}	,			26.1			
Charge Time	t _a	V_{GS} = 0 V, d_{ISD}/d_t = 100 A/ μ s, I_S = -1.0 A			10.2		ns	
Discharge Time	t _b				15.9			
Reverse Recovery Time	Q _{RR}				12		nC	


- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS

40

35


 $V_{DS} = -5 V$



-I_D, DRAIN CURRENT (A) 30 25 20 15 $T_{.1} = 25^{\circ}C$ 10 $T_{J} = 125$ 5 $T_J = -55^{\circ}C$ 0 0 0.5 1.5 2 2.5

Figure 1. On-Region Characteristics

-V_{GS}, GATE-TO-SOURCE VOLTAGE (V) Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage







Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS



Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current




Figure 11. Threshold Voltage




Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS




Figure 13. Maximum Rated Forward Biased Safe Operating Area




Figure 14. FET Thermal Response

Α

В

Ε





SCALE 4:1

PIN ONE REFERENCE

2X 🗀 0.10

0.10 C

WDFN6 2x2 CASE 506AP-01 **ISSUE B**

DATE 26 APR 2006

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20mm FROM TERMINAL.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
- CENTER TERMINAL LEAD IS OPTIONAL. TERMINAL LEAD IS CONNECTED TO TERMINAL LEAD # 4.
- 2. PINS 1, 2, 5 AND 6 ARE TIED TO THE FLAG.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.70	0.80		
A1	0.00	0.05		
A3	0.20	REF		
b	0.25	0.35		
b1	0.51	0.61		
D	2.00 BSC			
D2	1.00	1.20		
E	2.00 BSC			
E2	1.10 1.30			
е	0.65 BSC			
K	0.15 REF			
L	0.20	0.30		
L2	0.20	0.30		
J	0.27 REF			
J1	0.65 REF			

GENERIC MARKING DIAGRAM*




XX = Specific Device Code

= Date Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present.


SOLDERMASK DEFINED MOUNTING FOOTPRINT



DOCUMENT NUMBER:	98AON20860D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	6 PIN WDFN 2X2, 0.65P		PAGE 1 OF 1	

В

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



STYLE 1:

PIN 1. DRAIN

DRAIN 2.

GATE

SOURCE DRAIN

5. DRAIN 6.

STYLE 2:

PIN 1. COLLECTOR 2. COLLECTOR

3. BASE

EMITTER

COLLECTOR 5. COLLECTOR

© Semiconductor Components Industries, LLC, 2019

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales