# NTGS3441P

# **Power MOSFET**

# -20 V, -3.16 A, Single P-Channel TSOP-6

#### **Features**

- Ultra Low R<sub>DS(on)</sub> to Improve Conduction Loss
- Low Gate Charge to Improve Switching Losses
- TSOP-6 Surface Mount Package
- This is a Pb-Free Device

## **Applications**

- High Side Switch in DC–DC Converters
- Battery Management

## **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise stated)

Paran	Symbol	Value	Unit		
Drain-to-Source Voltag	$V_{DSS}$	-20	V		
Gate-to-Source Voltage	Э		$V_{GS}$	±12	V
Continuous Drain	Steady State	T <sub>A</sub> = 25°C	I <sub>D</sub>	-2.5	Α
Current (Note 1)	State	T <sub>A</sub> = 85°C	]	-1.8	
	t = 10 s	T <sub>A</sub> = 25°C		-3.16	
Power Dissipation (Note 1)	Steady State	T <sub>A</sub> = 25°C	P <sub>D</sub>	0.98	W
	t = 10 s			1.60	
Continuous Drain	Steady T <sub>A</sub> = 25°		I <sub>D</sub>	-1.8	Α
Current (Note 2)	State	T <sub>A</sub> = 85°C		-1.3	
Power Dissipation (Note 2)		T <sub>A</sub> = 25°C	P <sub>D</sub>	0.51	W
Pulsed Drain Current	t <sub>p</sub> = 10 μ	s	I <sub>DM</sub>	-13	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	–55 to 150	°C
Source Current (Body Diode)			I <sub>S</sub>	-1.5	Α
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces)
- Surface-mounted on FR4 board using the minimum recommended pad size (Cu area = 0.0751 in sq)




# ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> TYP	I <sub>D</sub> MAX
	91 mΩ @ 4.5 V	
–20 V	144 mΩ @ 2.7 V	–3.16 A
	188 mΩ @ 2.5 V	

#### P-Channel



#### MARKING DIAGRAM



TSOP-6 CASE 318G STYLE 1




PT = Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

#### **PIN ASSIGNMENT**



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTGS3441PT1G	TSOP-6 (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## NTGS3441P

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Ambient - Steady State (Note 3)	$R_{ heta JA}$	128	°C/W
Junction-to-Ambient - t = 10 s (Note 3)	$R_{ heta JA}$	78	
Junction-to-Ambient - Steady State (Note 4)	$R_{ hetaJA}$	244	

- Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces)
   Surface-mounted on FR4 board using the minimum recommended pad size (Cu area = TBD in sq)

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V, } I_D = -250 \mu\text{A}$		-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				16		mV/ °C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C			-1	μΑ
		$V_{DS} = -20 \text{ V}$	T <sub>J</sub> = 125°C			-10	1
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS}$	= ±12 V			±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	-250 μA	0.6		1.6	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				3.2		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	$V_{GS} = 4.5 \text{ V}, I_D$	= -3.0 A		91	110	mΩ
	, ,	$V_{GS} = 2.7 \text{ V}, I_D$	= -1.5 A		144	165	1
		$V_{GS} = 2.5 \text{ V}, I_D$	= -1.5 A		188		1
Forward Transconductance	9FS	$V_{DS} = -15 \text{ V}, I_{D} = -1.5 \text{ A}$			4.0		S
CHARGES, CAPACITANCES AND GATE RES	ISTANCE						•
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = -15 V			345		pF
Output Capacitance	C <sub>OSS</sub>				150		1
Reverse Transfer Capacitance	C <sub>RSS</sub>				40		1
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = -10 \text{ V}; I_D = -3.0 \text{ A}$			3.25	6.0	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				0.3		1
Gate-to-Source Charge	Q <sub>GS</sub>				0.6		1
Gate-to-Drain Charge	$Q_{GD}$				1.4		1
SWITCHING CHARACTERISTICS (Note 6)							
Turn-On Delay Time	t <sub>d(ON)</sub>				7.0	12	ns
Rise Time	T <sub>r</sub>	$V_{GS} = 4.5 \text{ V}, V_{DI}$	<sub>D</sub> = -10 V,		14	25	1
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DD} = -10 \text{ V},$ $I_{D} = -1.5 \text{ A}, R_{G} = 4.7 \Omega$			13	25	1
Fall Time	T <sub>f</sub>				4.0	8.0	1
DRAIN-SOURCE DIODE CHARACTERISTICS	3						
Forward Diode Voltage	$V_{SD}$	$V_{GS} = 0 \text{ V},   T_{J} = 25^{\circ}\text{C}$			0.8	1.2	V
		$I_S = -3.0 \text{ A}$	T <sub>J</sub> = 125°C		0.7		1
Reverse Recovery Time	t <sub>RR</sub>		-		25		ns
Charge Time	Ta	$V_{GS} = 0 \text{ V, } d_{IS}/d_t = 0 \text{ V}$	= 100 A/μs,		10		1
Discharge Time	T <sub>b</sub>	$I_{S} = -3.0 \text{ A}$			15		1
Reverse Recovery Charge	$Q_{RR}$				15		nC
					•		

- 5. Switching characteristics are independent of operating junction temperatures
- 6. Pulse Test: pulse width =  $300 \mu s$ , duty cycle = 2%

# TYPICAL PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On–Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

## NTGS3441P

# TYPICAL PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Gate Threshold Voltage Variation with Temperature




Figure 10. Diode Forward Voltage vs. Current








#### TSOP-6 3.00x1.50x0.90, 0.95P **CASE 318G ISSUE W**


**DATE 26 FEB 2024** 















#### NOTES

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- CONTROLLING DIMENSION: MILLIMETERS.
  MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM
  LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- 4. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.

  5. PIN 1 INDICATOR MUST BE LOCATED IN THE INDICATED ZONE

MILLIMETERS				
DIM	MIN	NDM	MAX	
А	0.90	1.00	1.10	
A1	0.01	0.06	0.10	
A2	0.80	0.90	1.00	
b	0.25	0.38	0.50	
U	0.10	0.18	0,26	
D	2.90	3.00	3.10	
E	2.50	2.75	3.00	
E1	1.30	1.50	1.70	
е	0.85	0.95	1,05	
L	0.20	0.40	0.60	
L2	(	).25 BSC		
М	0°		10°	



#### RECOMMENDED MOUNTING FOOTPRINT

\*For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference manual, SDLDERRM/D.

DOCUMENT NUMBER:	98ASB14888C	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSOP-6 3.00x1.50x0.90, 0.	TSOP-6 3.00x1.50x0.90, 0.95P	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.



#### TSOP-6 3.00x1.50x0.90, 0.95P CASE 318G ISSUE W

**DATE 26 FEB 2024** 

# GENERIC MARKING DIAGRAM\*



XXX M=

0 =

1 | | |

XXX = Specific Device Code XXX = Specific Device Code

A =Assembly Location M = Date Code
Y = Year ■ = Pb-Free Package

W = Work Week
■ Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN	STYLE 2: PIN 1. EMITTER 2 2. BASE 1 3. COLLECTOR 1 4. EMITTER 1 5. BASE 2 6. COLLECTOR 2	STYLE 3: PIN 1. ENABLE 2. N/C 3. R BOOST 4. Vz 5. V in 6. V out	STYLE 4: PIN 1. N/C 2. V in 3. NOT USED 4. GROUND 5. ENABLE 6. LOAD	STYLE 5: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 6: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR
STYLE 7: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. N/C 5. COLLECTOR 6. EMITTER	STYLE 8: PIN 1. Vbus 2. D(in) 3. D(in)+ 4. D(out)+ 5. D(out) 6. GND	STYLE 9: PIN 1. LOW VOLTAGE GATE 2. DRAIN 3. SOURCE 4. DRAIN 5. DRAIN 6. HIGH VOLTAGE GATE	STYLE 10: PIN 1. D(OUT)+ 2. GND 3. D(OUT)- 4. D(IN)- 5. VBUS 6. D(IN)+	STYLE 11: PIN 1. SOURCE 1 2. DRAIN 2 3. DRAIN 2 4. SOURCE 2 5. GATE 1 6. DRAIN 1/GATE 2	STYLE 12: PIN 1. I/O 2. GROUND 3. I/O 4. I/O 5. VCC 6. I/O
STYLE 13: PIN 1. GATE 1 2. SOURCE 2 3. GATE 2 4. DRAIN 2 5. SOURCE 1 6. DRAIN 1	STYLE 14: PIN 1. ANODE 2. SOURCE 3. GATE 4. CATHODE/DRAIN 5. CATHODE/DRAIN 6. CATHODE/DRAIN	PIN 1. ANODE PIN 2. SOURCE 3. GATE 4. DRAIN 5. N/C	LE 16: 1. ANODE/CATHODE 2. BASE 3. EMITTER 4. COLLECTOR 5. ANODE 6. CATHODE	STYLE 17: PIN 1. EMITTER 2. BASE 3. ANODE/CATHODE 4. ANODE 5. CATHODE 6. COLLECTOR	

DOCUMENT NUMBER:	98ASB14888C	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSOP-6 3.00x1.50x0.90, 0.	TSOP-6 3.00x1.50x0.90, 0.95P		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales