## **Dual Operational Amplifier and Voltage Reference**

The NCP4300A is a monolithic integrated circuit specifically designed to control the output current and voltage levels of switch mode battery chargers and power supplies. This device contains a precision 2.6 V shunt reference and two operational amplifiers. Op–Amp 1 is designed to perform voltage control and has its non–inverting input internally connected to the reference. Op–Amp 2 is designed for current control and has both inputs uncommitted. The NCP4300A offers the power converter designer a control solution that features increased precision with a corresponding reduction in system complexity and cost. This device is available in an 8–lead surface mount package.

## Features

• This is a Pb–Free Device

## **Operational Amplifier**


- Low Input Offset Voltage: 0.5 mV
- Input Common Mode Voltage Range Includes Ground
- Low Supply Current: 210  $\mu$ A/Op-Amp (@V<sub>CC</sub> = 5.0 V)
- Medium Unity Gain Bandwidth: 0.7 MHz
- Large Output Voltage Swing: 0 V to V<sub>CC</sub> 1.5 V
- Wide Power Supply Voltage Range: 3.0 V to 35 V


## **Voltage Reference**

- Fixed Output Voltage Reference: 2.60 V
- High Precision Over Temperature: 1.0%
- Wide Sink Current Range: 80 µA to 80 mA

## **Typical Applications**

- Battery Charger
- Switch Mode Power Supply









## **ON Semiconductor®**

http://onsemi.com



## **PIN CONNECTIONS**



## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCP4300ADG	SOIC-8 (Pb-Free)	98 Units / Rail
NCP4300ADR2G	SOIC-8 (Pb-Free)	2500/Tape & Reel

+ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

## **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage (V <sub>CC</sub> to GND)	V <sub>CC</sub>	36	V
ESD Protection Voltage at any Pin (Human Body Model)	V <sub>ESD</sub>	2.0 K (min)	V
Op-Amp 1 and 2 Input Voltage Range (Pins 2, 5, 6)	V <sub>IR</sub>	–0.6 to V <sub>CC</sub> +0.6	V
Op-Amp 2 Input Differential Voltage Range (Pins 5, 6)	V <sub>IDR</sub>	V <sub>CC</sub> to GND	V
Voltage Reference Cathode Current (Pin 3)	۱ <sub>K</sub>	100	mA
Maximum Junction Temperature	TJ	150	°C
Operating Ambient Temperature Range	T <sub>A</sub>	0 to 105	°C
Storage Temperature Range	T <sub>stg</sub>	–55 to 150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

## THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	155	°C/W
Thermal Resistance, Junction-to-Case	$R_{ ext{ heta}JC}$	45	°C/W

## **TYPICAL ELECTRICAL CHARACTERISTICS**

Characteristic	Symbol	Min	Тур	Max	Unit
Total Supply Current, excluding Current in the Voltage Reference $V_{CC}$ = 5.0 V, no load; 0°C $\leq T_A \leq 105^\circ C$	I <sub>CC</sub>	-	0.42	0.8	mA


Op-Amp 1 (Op-amp with non-inverting input connected to the internal Vref)

 $(V_{CC} = 5.0 \text{ V}, V_{out} = 1.4 \text{ V}, T_A = 25^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Input Offset Voltage $T_A = 25^{\circ}C$ $T_A = 0^{\circ}C$ to $105^{\circ}C$	V <sub>IO</sub>	-	0.5	2.0 3.0	mV
Input Offset Voltage Temperature Coefficient $T_A = 0^{\circ}C$ to $105^{\circ}C$	$\Delta V_{IO} / \Delta T$	-	7.0	-	μV/°C
Input Bias Current (Inverting input only) $T_A = 25^{\circ}C$ $T_A = 0^{\circ}C$ to $105^{\circ}C$	Ι <sub>ΙΒ</sub>	-	-50 -	-150 -150	nA
Large Signal Voltage Gain (V <sub>CC</sub> = 15 V, R <sub>L</sub> = 2.0 kΩ, V <sub>out</sub> = 1.4 V to 11.4 V) $T_A = 25^{\circ}C$ $T_A = 0^{\circ}C$ to 105°C	A <sub>VOL</sub>	50 25	100 -		V/mV
Power Supply Rejection ( $V_{CC}$ = 5.0 V to 30 V)	PSRR	40	90	-	dB
Output Source Current (V <sub>CC</sub> = 15 V, V <sub>out</sub> = 2.0 V, V <sub>ID</sub> = +1.0 V)	I <sub>O+</sub>	10	16	-	mA
Output Sink Current (V <sub>CC</sub> = 15 V, V <sub>out</sub> = 2.0 V, V <sub>ID</sub> = $-1.0$ V)	I <sub>O-</sub>	10	25	-	mA
Output Voltage Swing, High (V <sub>CC</sub> = 30 V, R <sub>L</sub> = 10 kΩ, V <sub>ID</sub> = +1.0 V) $T_A = 25^{\circ}C$ $T_A = 0^{\circ}C$ to 105°C	V <sub>OH</sub>	27 27	28 -		V
Output Voltage Swing, Low (R <sub>L</sub> = 10 kΩ, V <sub>ID</sub> = -1.0 V) T <sub>A</sub> = 25°C T <sub>A</sub> = 0°C to 105°C	V <sub>OL</sub>	-	17 -	100 100	mV
Slew Rate (V <sub>in</sub> = 0.5 to 2.0 V, V <sub>CC</sub> = 15 V, R <sub>L</sub> = 2.0 k $\Omega$ , A <sub>v</sub> = 1.0, C <sub>L</sub> = 100 pF)	SR	0.3	0.5	-	V/µs
Unity Gain Bandwidth (V_{CC} = 30 V, R_L = 2.0 k\Omega, C_L = 100 pF, V_{in} = 0.5 Vpp @ f = 70 kHz)	BW	0.3	0.7	-	MHz
Total Harmonic Distortion (f = 1.0 kHz, A_V = 10, R_L = 2.0 k\Omega, V_{CC} = 30 V, $V_{out}$ = 2.0 V_{PP})	THD	_	0.02	-	%

## TYPICAL ELECTRICAL CHARACTERISTICS (continued)

Characteristic	Symbol	Min	Тур	Max	Unit
<b>Op-Amp 2 (Independent op-amp)</b> (V <sub>CC</sub> = 5.0 V, V <sub>out</sub> = 1.4 V, T <sub>A</sub> = 25°C, unless	s otherwise no	oted)			
Input Offset Voltage $T_A = 25^{\circ}C$ $T_A = 0^{\circ}C$ to $105^{\circ}C$	V <sub>IO</sub>		0.5 -	2.0 3.0	mV
Input Offset Voltage Temperature Coefficient $T_A = 0^{\circ}C$ to $105^{\circ}C$	$\Delta V_{IO} / \Delta T$	-	7.0	-	μV/°C
Input Offset Current $T_A = 25^{\circ}C$ $T_A = 0^{\circ}C$ to 105°C	I <sub>IO</sub>		2.0	30 30	nA
Input Bias Current $T_A = 25^{\circ}C$ $T_A = 0^{\circ}C$ to $105^{\circ}C$	I <sub>IB</sub>		-50 -	-150 -150	nA
Input Common Mode Voltage Range ( $V_{CC} = 0 V$ to 35 V)	V <sub>ICR</sub>	-	0 to V <sub>CC</sub> –1.5	-	V
Large Signal Voltage Gain (V <sub>CC</sub> = 15 V, R <sub>L</sub> = 2.0 kΩ, V <sub>out</sub> = 1.4 V to 11.4 V) T <sub>A</sub> = 25°C T <sub>A</sub> = 0°C to 105°C	A <sub>VOL</sub>	50 25	100 -		V/mV
Power Supply Rejection ( $V_{CC}$ = 5.0 V to 30 V)	PSRR	40	90	-	dB
Common Mode Rejection (V <sub>CM</sub> = 0 V to 3.5 V) $T_A = 25^{\circ}C$ $T_A = 0^{\circ}C$ to 105°C	CMRR	40 30	60 -		dB
Output Source Current (V <sub>CC</sub> = 15 V, V <sub>out</sub> = 2.0 V, V <sub>ID</sub> = +1.0 V)	I <sub>O+</sub>	10	16	-	mA
Output Sink Current (V <sub>CC</sub> = 15 V, V <sub>out</sub> = 2.0 V, V <sub>ID</sub> = $-1.0$ V)	I <sub>O-</sub>	10	25	-	mA
Output Voltage Swing, High (V <sub>CC</sub> = 30 V, R <sub>L</sub> = 10 kΩ, V <sub>ID</sub> = +1.0 V) T <sub>A</sub> = 25°C T <sub>A</sub> = 0°C to 105°C	V <sub>OH</sub>	27 27	28 -		V
Output Voltage Swing, Low (R <sub>L</sub> = 10 kΩ, V <sub>ID</sub> = -1.0 V) T <sub>A</sub> = 25°C T <sub>A</sub> = 0°C to 105°C	V <sub>OL</sub>		17 -	100 100	mV
Slew Rate (V <sub>in</sub> = 0.5 to 3.0 V, V <sub>CC</sub> = 15 V, R <sub>L</sub> = 2.0 kΩ, A <sub>v</sub> = 1.0, C <sub>L</sub> = 100 pF)	SR	0.3	0.5	-	V/μs
Unity Gain Bandwidth (V_{CC} = 30 V, R_L = 2.0 k\Omega, C_L = 100 pF, V_{in} = 0.5 Vpp @ f = 70 kHz)	BW	0.3	0.7	_	MHz
Total Harmonic Distortion (f = 1.0 KHz, $A_V$ = 10, $R_L$ = 2.0 kΩ, $V_{CC}$ = 30 V, $V_{out}$ = 2.0 $V_{PP})$	THD	-	0.02	_	%
Voltage Reference					
Reference Voltage (I <sub>K</sub> = 10 mA) T <sub>A</sub> = 25°C T <sub>A</sub> = 0°C to 105°C	V <sub>ref</sub>	_ 2.574	2.60 2.60	_ 2.626	V
Reference Input Voltage Deviation Over Full Temperature Range ( $I_K = 10 \text{ mA}, T_A = 0^{\circ}\text{C}$ to $105^{\circ}\text{C}$ )	$\Delta V_{ref}$	-	5.0	22	mV
Minimum Cathode Current for Regulation	I <sub>K(min)</sub>	-	55	80	μA
Dynamic Impedance $T_A = 25^{\circ}C$ , $I_K = 1.0$ to 80 mA, f < 1.0 KHz $T_A = 0^{\circ}C$ to 125°C, $I_K = 1.0$ mA to 60 mA, f < 1.0 KHz	Z <sub>KA</sub>		0.3 _	0.5 0.6	Ω






Figure 8. Common Mode Rejection Ratio vs. Supply Voltage

## **DETAILED OPERATING DESCRIPTION**

## INTRODUCTION

Power supplies and battery chargers require precise control of output voltage and current in order to prevent catastrophic damage to the system connected. Many present day power sources contain a wide assortment of building blocks and glue devices to perform the required sensing for proper regulation. Typical feedback loop circuits may consist of a voltage and current amplifier, summing circuitry and a reference. The NCP4300A contains all of these basic functions in a manner that is easily adaptable to many of the various power source–load configurations.

### **OPERATING DESCRIPTION**

The NCP4300A is an analog regulation control circuit that is designed to simultaneously close the voltage and current feedback loops in power supply and battery charger applications. This device can control the feedback loop in either constant–voltage (CV) or constant–current (CC) mode with smooth crossover. A concise description of the integrated circuit blocks is given in below. The functional block diagram of the IC is shown in Figure 1.

#### **Internal Reference**

An internal precision band gap reference is used to set the 2.6 V voltage threshold and current threshold setting. The


reference is initially trimmed to a  $\pm 0.5\%$  tolerance at  $T_A = 25^{\circ}C$  and is guaranteed to be within  $\pm 1.0\%$  over an ambient temperature range of  $0^{\circ}C$  to  $105^{\circ}C$ .

#### Voltage Sensing Operational Amplifier (Op-Amp 1)

The internal Op–Amp 1 is designed to perform the voltage control function. The non–inverting input of the op–amp is connected to the precision voltage reference internally. The inverting input of the op–amp monitors the voltage information derived from the system output. As the control threshold is internally connected to the voltage reference, the voltage regulation threshold is fixed at 2.6 V. For any output voltage from 2.6 V up to the maximum limit can be configurated with an external resistor divider. The output terminal of Op–Amp 1 (pin 1) provides the error signal for output voltage control. The output pin also provides a means for external compensation.


## Independent Operational Amplifier (Op-Amp 2)

The internal Op–Amp 2 is configurated as a general purpose op–amp with all terminals available for the user. With the low offset voltage provided, 0.5 mV, this op–amp can be used for current sensing in a constant current regulator.



The above circuit demonstrates the use of the NCP4300A in a constant–current constant–voltage switch mode battery charger application. The charging current level is set by resistors R3, R4, and R5. The reference voltage is divided down by resistors R3 and R4 to create an offset voltage at pin 6. This results in a high state at the op amp output, pin 7. As the battery pack charge current increases, a proportional increasing voltage is developed across R5 that will eventually cancel out the pin 6 offset voltage. This will cause the op amp output to sink current from the opto isolator diode, and control the SMPS block in a constant–current mode. Resistors R1 and R2 divide the battery pack voltage down to the 2.6 V reference level. As the battery pack voltage exceeds the desired programmed level, the voltage at pin 2 will become slightly greater than pin 3. This will cause the op amp output to sink current from the opto isolator diode, and control the SMPS block in a constant–current mode. Resistors R1 and R2 divide the battery pack voltage down to the 2.6 V reference level. As the battery pack voltage exceeds the desired programmed level, the voltage at pin 2 will become slightly greater than pin 3. This will cause the op amp output to sink current from the opto isolator diode, and control the SMPS block in a constant–voltage mode. The formulas for programming the output current and voltage are given below.

$$\begin{split} I_{out} &= \frac{V_{ref}}{\left(\frac{R3}{R4} + 1\right)R5} \\ With: & R3 = 30 \ k \\ R4 &= 1.2 \ k \\ R5 &= 0.1 \\ I_{out} &= 1.0 \ A \end{split} \qquad \begin{aligned} With: & R1 &= 4.7 \ k \\ R2 &= 3.6 \ k \\ V_{out} &= 6.0 \ V \\ \end{aligned}$$



# onsemí



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION: SOIC-8 NB PAGE 1 OF 2					
the right to make changes without furth purpose, nor does <b>onsemi</b> assume ar	onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.				

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 MIRROR 1 8. STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT OVI O 2 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6 DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	64B Electronic versions are uncontrolled except when accessed directly from the Document Repository.   Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2		

onsem and of isor in are trademarks or semiconductor compension instructions, the do onsem or its subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced stat purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>