NCP1729

Switched Capacitor Voltage Inverter

The NCP1729 is a CMOS charge pump voltage inverter that is designed for operation over an input voltage range of 1.5 V to 5.5 V with an output current capability in excess of 50 mA. The operating current consumption is only 122 μA, and a power saving shutdown input is provided to further reduce the current to a mere 0.4 μA. The device contains a 35 kHz oscillator that drives four low resistance MOSFET switches, yielding a low output resistance of 26 Ω and a voltage conversion efficiency of 99%. This device requires only two external 3.3 μF capacitors for a complete inverter making it an ideal solution for numerous battery powered and board level applications. The NCP1729 is available in the space saving TSOP−6 package.

Features

• Operating Voltage Range of 1.5 V to 5.5 V
• Output Current Capability in Excess of 50 mA
• Low Current Consumption of 122 μA
• Power Saving Shutdown Input for a Reduced Current of 0.4 μA
• Operation at 35 kHz
• Low Output Resistance of 26 Ω
• Space Saving TSOP−6 Package
• NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable
• These Devices are Pb−Free and are RoHS Compliant

Typical Applications

• LCD Panel Bias
• Cellular Telephones
• Pagers
• Personal Digital Assistants
• Electronic Games
• Digital Cameras
• Camcorders
• Hand Held Instruments

Figure 1. Typical Application

This device contains 77 active transistors.
## MAXIMUM RATINGS*

<table>
<thead>
<tr>
<th>Rating</th>
<th>Symbol</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage Range (Vin to GND)</td>
<td>Vin</td>
<td>−0.3 to 6.0</td>
<td>V</td>
</tr>
<tr>
<td>Output Voltage Range (Vout to GND)</td>
<td>Vout</td>
<td>−6.0 to 0.3</td>
<td>V</td>
</tr>
<tr>
<td>Output Current</td>
<td>Iout</td>
<td>100</td>
<td>mA</td>
</tr>
<tr>
<td>Operating Junction Temperature</td>
<td>TJ</td>
<td>150</td>
<td>°C</td>
</tr>
</tbody>
</table>

### Power Dissipation and Thermal Characteristics

- Thermal Resistance, Junction−to−Air
- Maximum Power Dissipation @ TA = 70°C
- RthJA
- PD
- 256
- 313
- °C/W
- mW

### Storage Temperature

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tstg</td>
<td>−55 to 150</td>
<td>°C</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

*ESD Ratings
- ESD Machine Model Protection up to 200 V, Class B
- ESD Human Body Model Protection up to 2000 V, Class 2

## ELECTRICAL CHARACTERISTICS

(Ein = 5.0 V, C1 = 3.3 µF, C2 = 3.3 µF, TA = −40°C to 85°C, typical values shown are for TA = 25°C unless otherwise noted. See Figure 14 for Test Setup.)

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating Supply Voltage Range (SHDN = Vin, RL = 10 k)</td>
<td>Vin</td>
<td>1.5</td>
<td>–</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>Supply Current Device Operating (SHDN = 5.0 V, RL = ∞)</td>
<td>Iin</td>
<td>–</td>
<td>122</td>
<td>200</td>
<td>µA</td>
</tr>
<tr>
<td>Supply Current Device Shutdown (SHDN = 0 V)</td>
<td>IISHDN</td>
<td>–</td>
<td>0.4</td>
<td>–</td>
<td>µA</td>
</tr>
<tr>
<td>Oscillator Frequency</td>
<td>fOSC</td>
<td>24.5</td>
<td>33.5</td>
<td>45.6</td>
<td>kHz</td>
</tr>
<tr>
<td>Rout</td>
<td>–</td>
<td>26</td>
<td>50</td>
<td>Ω</td>
<td></td>
</tr>
<tr>
<td>Voltage Conversion Efficiency (RL = ∞)</td>
<td>VEFF</td>
<td>99</td>
<td>99.9</td>
<td>–</td>
<td>%</td>
</tr>
<tr>
<td>Power Conversion Efficiency (RL = 1.0 k)</td>
<td>PEFF</td>
<td>–</td>
<td>96</td>
<td>–</td>
<td>%</td>
</tr>
<tr>
<td>Shutdown Input Threshold Voltage</td>
<td>Vth(SHDN)</td>
<td>–</td>
<td>0.6 Ein</td>
<td>–</td>
<td>V</td>
</tr>
<tr>
<td>Shutdown Input Bias Current</td>
<td>IIL</td>
<td>–</td>
<td>5.0</td>
<td>–</td>
<td>pA</td>
</tr>
<tr>
<td>Wake−Up Time from Shutdown</td>
<td>tWKUP</td>
<td>–</td>
<td>1.0</td>
<td>–</td>
<td>ms</td>
</tr>
</tbody>
</table>

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. Capacitors C1 and C2 contribution is approximately 20% of the total output resistance.
TYPICAL CHARACTERISTICS

Figure 2. Output Resistance vs. Supply Voltage

Figure 3. Output Resistance vs. Ambient Temperature

Figure 4. Output Current vs. Capacitance

Figure 5. Output Voltage Ripple vs. Capacitance

Figure 6. Supply Current vs. Supply Voltage

Figure 7. Oscillator Frequency vs. Ambient Temperature
TYPICAL CHARACTERISTICS

Figure 8. Output Voltage vs. Output Current

Figure 9. Power Conversion Efficiency vs. Output Current

Figure 10. Output Voltage Ripple and Noise

Figure 11. Shutdown Supply Current vs. Ambient Temperature

Figure 12. Supply Voltage vs. Shutdown Input Voltage Threshold

Figure 13. Wakeup Time From Shutdown
DETAILED OPERATING DESCRIPTION

The NCP1729 charge pump converter inverts the voltage applied to the Vin pin. Conversion consists of a two-phase operation (Figure 15). During the first phase, switches S2 and S4 are open and S1 and S3 are closed. During this time, C1 charges to the voltage on Vin and load current is supplied from C2. During the second phase, S2 and S4 are closed, and S1 and S3 are open. This action connects C1 across C2, restoring charge to C2.

APPLICATIONS INFORMATION

Output Voltage Considerations

The NCP1729 performs voltage conversion but does not provide regulation. The output voltage will drop in a linear manner with respect to load current. The value of this equivalent output resistance is approximately 26 Ω nominal at 25°C with Vin = 5.0 V. Vout is approximately −5.0 V at light loads, and drops according to the equation below:

\[ V_{\text{DROPP}} = I_{\text{out}} \times R_{\text{out}} \]
\[ V_{\text{out}} = - (V_{\text{in}} - V_{\text{DROPP}}) \]

Charge Pump Efficiency

The overall power conversion efficiency of the charge pump is affected by four factors:

1. Losses from power consumed by the internal oscillator, switch drive, etc. (which vary with input voltage, temperature and oscillator frequency).
2. I²R losses due to the on–resistance of the MOSFET switches on–board the charge pump.
3. Charge pump capacitor losses due to Equivalent Series Resistance (ESR).
4. Losses that occur during charge transfer from the commutation capacitor to the output capacitor when a voltage difference between the two capacitors exists.

Most of the conversion losses are due to factors 2, 3 and 4. These losses are given by Equation 1.

\[
P_{\text{LOSS}(2,3,4)} = I_{\text{out}}^2 \times R_{\text{out}} \approx I_{\text{out}}^2 \times \left[ \frac{1}{(f_{\text{OSC}}C_1)} + 8R_{\text{SWITCH}} + 4ESR_{C_1} + ESR_{C_2} \right]
\]

(eq. 1)

The 1/(fOSC)(C1) term in Equation 1 is the effective output resistance of an ideal switched capacitor circuit (Figures 16 and 17).

The losses due to charge transfer above are also shown in Equation 2. The output voltage ripple is given by Equation 3.

\[
P_{\text{LOSS}} = \left[ 0.5C_1(V_{\text{in}}^2 - V_{\text{out}}^2) + 0.5C_2(V_{\text{RIPPLE}}^2 - 2V_{\text{out}}V_{\text{RIPPLE}}) \right] \times f_{\text{OSC}}
\]

(eq. 2)

\[
V_{\text{RIPPLE}} = \frac{I_{\text{out}}}{(f_{\text{OSC}})(C_2)} + 2(l_{\text{out}})(ESR_{C_2})
\]

(eq. 3)
Capacitor Selection

In order to maintain the lowest output resistance and output ripple voltage, it is recommended that low ESR capacitors be used. Additionally, larger values of $C_1$ will lower the output resistance and larger values of $C_2$ will reduce output voltage ripple. (See Equation 3).

Table 1 shows various values of $C_1$, $C_2$ and $C_3$ with the corresponding output resistance values at $25^\circ$C. Table 2 shows the output voltage ripple for various values of $C_1$, $C_2$ and $C_3$. The data in Tables 1 and 2 was measured not calculated.

Table 1. Output Resistance vs. Capacitance

<table>
<thead>
<tr>
<th>$C_1 = C_2 = C_3$ ($\mu$F)</th>
<th>$R_{\text{out}}$ ($\Omega$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.68</td>
<td>55.4</td>
</tr>
<tr>
<td>1.3</td>
<td>36.9</td>
</tr>
<tr>
<td>3.3</td>
<td>26.0</td>
</tr>
<tr>
<td>7.3</td>
<td>25.8</td>
</tr>
<tr>
<td>10</td>
<td>25.5</td>
</tr>
<tr>
<td>24</td>
<td>25.0</td>
</tr>
<tr>
<td>50</td>
<td>24.0</td>
</tr>
</tbody>
</table>

Table 2. Output Voltage Ripple vs. Capacitance

<table>
<thead>
<tr>
<th>$C_1 = C_2 = C_3$ ($\mu$F)</th>
<th>Output Voltage Ripple (mV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.68</td>
<td>322</td>
</tr>
<tr>
<td>1.3</td>
<td>205</td>
</tr>
<tr>
<td>3.3</td>
<td>120</td>
</tr>
<tr>
<td>7.3</td>
<td>69</td>
</tr>
<tr>
<td>10</td>
<td>56</td>
</tr>
<tr>
<td>24</td>
<td>32</td>
</tr>
<tr>
<td>50</td>
<td>20</td>
</tr>
</tbody>
</table>

Input Supply Bypassing

The input voltage, $V_{\text{in}}$, should be capacitively bypassed to reduce AC impedance and minimize noise effects due to the switching internals in the device. If the device is loaded from $V_{\text{out}}$ to GND, it is recommended that a large value capacitor (at least equal to $C_1$) be connected from $V_{\text{in}}$ to GND. If the device is loaded from $V_{\text{in}}$ to $V_{\text{out}}$, a small (0.7 $\mu$F) capacitor between the pins is sufficient.

Voltage Inverter

The most common application for a charge pump is the voltage inverter (Figure 14). This application uses two or three external capacitors. The $C_1$ (pump capacitor) and $C_2$ (output capacitor) are required. The input bypass capacitor $C_3$, may be necessary depending on the application. The output is equal to $-V_{\text{in}}$ plus any voltage drops due to loading. Refer to Tables 1 and 2 for capacitor selection. The test setup used for the majority of the characterization is shown in Figure 14.

Layout Considerations

As with any switching power supply circuit, good layout practice is recommended. Mount components as close together as possible to minimize stray inductance and capacitance. Also use a large ground plane to minimize noise leakage into other circuitry.

Capacitor Resources

Selecting the proper type of capacitor can reduce switching loss. Low ESR capacitors are recommended. The NCP1729 was characterized using the capacitors listed in Table 3. This list identifies low ESR capacitors for the voltage inverter application.

Table 3. Capacitor Types

<table>
<thead>
<tr>
<th>Manufacturer/Contact</th>
<th>Part Types/Series</th>
</tr>
</thead>
<tbody>
<tr>
<td>AVX</td>
<td>TPS</td>
</tr>
<tr>
<td>843–448–9411</td>
<td><a href="http://www.avxcorp.com">www.avxcorp.com</a></td>
</tr>
<tr>
<td>Cornell Dubilier</td>
<td>ESRD</td>
</tr>
<tr>
<td>508–996–8561</td>
<td><a href="http://www.cornell-dubilier.com">www.cornell-dubilier.com</a></td>
</tr>
<tr>
<td>Sanyo/Os–con</td>
<td>SN, SVP</td>
</tr>
<tr>
<td>619–661–6835</td>
<td><a href="http://www.sanyovideo.com/oscon.htm">www.sanyovideo.com/oscon.htm</a></td>
</tr>
<tr>
<td>Vishay</td>
<td>593D, 594</td>
</tr>
<tr>
<td>603–224–1961</td>
<td><a href="http://www.vishay.com">www.vishay.com</a></td>
</tr>
</tbody>
</table>
The NCP1729 primary function is a voltage inverter. The device will convert 5.0 V into −5.0 V with light loads. Two capacitors are required for the inverter to function. A third capacitor, the input bypass capacitor, may be required depending on the power source for the inverter. The performance for this device is illustrated below.
Two or more devices can be cascaded for increased output voltage. Under light load conditions, the output voltage is approximately equal to \(-V_{\text{in}}\) times the number of stages. The converter output resistance increases dramatically with each additional stage. This is due to a reduction of input voltage to each successive stage as the converter output is loaded. Note that the ground connection for each successive stage must connect to the negative output of the previous stage. The performance characteristics for a converter consisting of two cascaded devices are shown below.

**Figure 21. Cascade Load Regulation, Output Voltage vs. Output Current**

<table>
<thead>
<tr>
<th>Curve</th>
<th>(V_{\text{in}}) (V)</th>
<th>(R_{\text{out}}) (Ω)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>5.0</td>
<td>145</td>
</tr>
<tr>
<td>B</td>
<td>3.0</td>
<td>180</td>
</tr>
</tbody>
</table>
A single device can be used to construct a negative voltage doubler. The output voltage is approximately equal to $-2.0\ V_{in}$ minus the forward voltage drop of each external diode. The performance characteristics for the above converter are shown below. Note that curves A and C show the circuit performance with economical 1N4148 diodes, while curves B and D are with lower loss MBRA120E Schottky diodes.
A single device can be used to construct a negative voltage tripler. The output voltage is approximately equal to \(-3.0\) V\(_{\text{in}}\) minus the forward voltage drop of each external diode. The performance characteristics for the above converter are shown below. Note that curves A and C show the circuit performance with economical 1N4148 diodes, while curves B and D are with lower loss MBRA120E Schottky diodes.

![Tripler Load Regulation, Output Voltage vs. Output Current](image)

### Table of Performance Characteristics

<table>
<thead>
<tr>
<th>Curve</th>
<th>V(_{\text{in}}) (V)</th>
<th>All Diodes</th>
<th>R(_{\text{out}}) (Ω)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>3.0</td>
<td>1N4148</td>
<td>247</td>
</tr>
<tr>
<td>B</td>
<td>3.0</td>
<td>MBRA120E</td>
<td>228</td>
</tr>
<tr>
<td>C</td>
<td>5.0</td>
<td>1N4148</td>
<td>198</td>
</tr>
<tr>
<td>D</td>
<td>5.0</td>
<td>MBRA120E</td>
<td>188</td>
</tr>
</tbody>
</table>
A single device can be used to construct a positive voltage doubler. The output voltage is approximately equal to 2.0 $V_{\text{in}}$ minus the forward voltage drop of each external diode. The performance characteristics for the above converter are shown below. Note that curves A and C show the circuit performance with economical 1N4148 diodes, while curves B and D are with lower loss MBRA120E Schottky diodes.

![Figure 26. Positive Output Voltage Doubler](image)

![Figure 27. Doubler Load Regulation, Output Voltage vs. Output Current](image)

<table>
<thead>
<tr>
<th>Curve</th>
<th>$V_{\text{in}}$ (V)</th>
<th>All Diodes</th>
<th>$R_{\text{out}}$ ($\Omega$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>3.0</td>
<td>1N4148</td>
<td>32</td>
</tr>
<tr>
<td>B</td>
<td>3.0</td>
<td>MBRA120E</td>
<td>25</td>
</tr>
<tr>
<td>C</td>
<td>5.0</td>
<td>1N4148</td>
<td>24</td>
</tr>
<tr>
<td>D</td>
<td>5.0</td>
<td>MBRA120E</td>
<td>19.3</td>
</tr>
</tbody>
</table>
A single device can be used to construct a positive voltage tripler. The output voltage is approximately equal to 3.0 V_{in} minus the forward voltage drop of each external diode. The performance characteristics for the above converter are shown below. Note that curves A and C show the circuit performance with economical 1N4148 diodes, while curves B and D are with lower loss MBRA120E Schottky diodes.
A zener diode can be used with the shutdown input to provide closed loop regulation performance. This significantly reduces the converter’s output resistance and dramatically enhances the load regulation. For closed loop operation, the desired regulated output voltage must be lower in magnitude than −Vin. The output will regulate at a level of −VZ + Vth(SHDN). Note that the shutdown input voltage threshold is typically 0.5 V in and therefore, the regulated output voltage will change proportional to the converter’s input. This characteristic will not present a problem when used in applications with constant input voltage. In this case the zener breakdown was measured at 25 μA. The performance characteristics for the above converter are shown below. Note that the dashed curve sections represent the converter’s open loop performance.
An adjustable shunt regulator can be used with the shutdown input to give excellent closed loop regulation performance. The shunt regulator acts as a comparator with a precise input offset voltage which significantly reduces the converter’s output resistance and dramatically enhances the line and load regulation. For closed loop operation, the desired regulated output voltage must be lower in magnitude than \(-V_{\text{in}}\). The output will regulate at a level of \(-V_{\text{ref}} (R_2/R_1 + 1)\). The adjustable shunt regulator can be from either the TLV431 or TL431 families. The comparator offset or reference voltage is 1.25 V or 2.5 V respectively. The performance characteristics for the converter are shown below. Note that the dashed curve sections represent the converter’s open loop performance.
An increase in converter output current capability with a reduction in output resistance can be obtained by paralleling two or more devices. The output current capability is approximately equal to the number of devices paralleled. A single shared output capacitor is sufficient for proper operation but each device does require its own pump capacitor. Note that the output ripple frequency will be complex since the oscillators are not synchronized. The output resistance is approximately equal to the output resistance of one device divided by the total number of devices paralleled. The performance characteristics for a converter consisting of two paralleled devices is shown below.

**Figure 35. Paralleling Devices for Increased Negative Output Current**

**Figure 36. Parallel Load Regulation, Output Voltage vs. Output Current**

<table>
<thead>
<tr>
<th>Curve</th>
<th>$V_{in}$ (V)</th>
<th>$R_{out}$ (Ω)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>5.0</td>
<td>14</td>
</tr>
<tr>
<td>B</td>
<td>3.0</td>
<td>17</td>
</tr>
</tbody>
</table>
The output current capability of the NCP1729 can be extended beyond 600 mA with the addition of two external switch transistors and two Schottky diodes. The output voltage is approximately equal to $-V_{in}$ minus the sum of the base emitter drops of both transistors and the forward voltage of both diodes. The performance characteristics for the converter are shown below. Note that the output resistance is reduced to $1.0 \, \Omega$.
This converter is a combination of Figures 37 and 32. It provides a line and load regulated output of $-2.47$ V at up to 300 mA with an input voltage of 5.0 V. The output will regulate at a level of $-V_{\text{ref}} \left( \frac{R_2}{R_1} + 1 \right)$. The performance characteristics are shown below. Note that the dashed line is the open loop and the solid line is the closed loop configuration for the load regulation.
The NCP1729 can be configured to produce a positive output voltage doubler with current capability of 500 mA. This is accomplished with the addition of two external switch transistors and two Schottky diodes. The output voltage is approximately equal to 2.0 $V_{in}$ minus the sum of the base emitter drops of both transistors and the forward voltage of both diodes. The performance characteristics for the converter is shown below. Note that the output resistance is reduced to 1.8 $\Omega$.
This converter is a combination of Figures 42 and the shunt regulator to close the loop. In this case the anode of the regulator is connected to ground. It provides a line and load regulated output of 7.6 V at up to 300 mA with an input voltage of 5.0 V. The output will regulate at a level of $V_{\text{ref}} \left(\frac{R_2}{R_1} + 1\right)$. The open loop configuration is the dashed line and the closed loop is the solid line. The performance characteristics are shown below.

---

**Figure 44. Line and Load Regulated Positive Output Voltage Doubler with High Current Capability**

---

**Figure 45. Current Boosted Close Loop Load Regulation, Output Voltage vs. Output Current**

- $V_{\text{in}} = 5.0$ V
- $R_{\text{out}} = 1.8$ Ω Open Loop
- $R_{\text{out}} = 0.5$ Ω Closed Loop
- $R_1 = 10$ kΩ
- $R_2 = 51.3$ kΩ
- $T_A = 25^\circ$C

---

**Figure 46. Current Boosted Close Loop Line Regulation, Output Voltage vs. Input Voltage**

- $I_{\text{out}} = 100$ mA
- $R_1 = 10$ kΩ
- $R_2 = 51.3$ kΩ
- $T_A = 25^\circ$C
A single device can be used to split a negative input voltage. The output voltage is approximately equal to $-V_{in} / 2.0$. The performance characteristics are shown below. Note that the converter has an output resistance of $10 \, \Omega$.
All of the previously shown converter circuits have only single outputs. Applications requiring multiple outputs can be constructed by incorporating combinations of the former circuits. The converter shown above combines Figures 26 and 32 to form a regulated negative output inverter with a non–regulated positive output doubler. The magnitude of \(-V_{\text{out}}\) is controlled by the resistor values and follows the relationship \(-V_{\text{ref}} \left(\frac{R_2}{R_1} + 1\right)\). Since the positive output is not within the feedback loop, its output voltage will increase as the negative output load increases. This cross regulation characteristic is shown in the upper portion of Figure 50. The dashed line is the open loop and the solid line is the closed loop configuration for the load regulation. The load regulation for the positive doubler with a constant load on the \(-V_{\text{out}}\) is shown in Figure 51.

![Figure 50. Load Regulation, Output Voltage vs. Output Current](image)

<table>
<thead>
<tr>
<th>I_{\text{out}}, NEGATIVE INVERTER OUTPUT CURRENT (mA)</th>
<th>V_{\text{out}}, OUTPUT VOLTAGE (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>-5.0</td>
</tr>
<tr>
<td>10</td>
<td>-3.0</td>
</tr>
<tr>
<td>20</td>
<td>-1.0</td>
</tr>
<tr>
<td>30</td>
<td>1.0</td>
</tr>
</tbody>
</table>

Positive Doubler

\[ I_{\text{out}} = 15 \text{ mA} \]

\[ R_{\text{out}} = 45 \Omega - \text{Open Loop} \]

\[ R_{\text{out}} = 2 \Omega - \text{Closed Loop} \]

\[ R_1 = 10 \text{ k}\Omega, R_2 = 20 \text{ k}\Omega \]

\[ T_A = 25^\circ \text{C} \]

![Figure 51. Load Regulation, Output Voltage vs. Output Current](image)

<table>
<thead>
<tr>
<th>I_{\text{out}}, POSITIVE DOUBLER OUTPUT CURRENT (mA)</th>
<th>V_{\text{out}}, OUTPUT VOLTAGE (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>7.0</td>
</tr>
<tr>
<td>10</td>
<td>8.0</td>
</tr>
<tr>
<td>20</td>
<td>8.5</td>
</tr>
<tr>
<td>30</td>
<td>9.0</td>
</tr>
</tbody>
</table>

Negative Inverter

\[ I_{\text{out}} = 15 \text{ mA} \]

\[ R_1 = 10 \text{ k}\Omega \]

\[ R_2 = 20 \text{ k}\Omega \]

\[ T_A = 25^\circ \text{C} \]
### ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Device</th>
<th>Marking</th>
<th>Package</th>
<th>Shipping†</th>
</tr>
</thead>
<tbody>
<tr>
<td>NCP1729SN35T1G</td>
<td>EAD</td>
<td>TSOP−6 (Pb−Free)</td>
<td>3000 / Tape &amp; Reel</td>
</tr>
<tr>
<td>NCV1729SN35T1G*</td>
<td>NCV</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NCV: $T_{\text{Low}} = -40^\circ\text{C}$, $T_{\text{High}} = +85^\circ\text{C}$. Guaranteed by design. NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.
**PACKAGE DIMENSIONS**

**MECHANICAL CASE OUTLINE**

**TSOP–6**

**CASE 318G–02**

**ISSUE V**

**DATE 12 JUN 2012**

**NOTES:**
1. **DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.**
2. **CONTROLLING DIMENSION: MILLIMETERS.**
3. **MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.**
4. **DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.**
5. **PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE.**

**DIMENSIONS:**

**MILLIMETERS**

<table>
<thead>
<tr>
<th>DIM</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>0.90</td>
<td>1.00</td>
<td>1.10</td>
</tr>
<tr>
<td>A1</td>
<td>0.01</td>
<td>0.06</td>
<td>0.10</td>
</tr>
<tr>
<td>a</td>
<td>0.10</td>
<td>0.18</td>
<td>0.26</td>
</tr>
<tr>
<td>b</td>
<td>2.90</td>
<td>3.00</td>
<td>3.10</td>
</tr>
<tr>
<td>c</td>
<td>1.30</td>
<td>1.50</td>
<td>1.70</td>
</tr>
<tr>
<td>e</td>
<td>0.85</td>
<td>0.95</td>
<td>1.05</td>
</tr>
<tr>
<td>l</td>
<td>0.20</td>
<td>0.40</td>
<td>0.60</td>
</tr>
<tr>
<td>L2</td>
<td>0.25</td>
<td>0.50</td>
<td>1.0</td>
</tr>
<tr>
<td>M</td>
<td>0°</td>
<td>0°</td>
<td>10°</td>
</tr>
</tbody>
</table>

**STYLE 1:**

- **PIN 1:** DRAIN
- **PIN 2:** DRAIN
- **PIN 3:** DRAIN
- **PIN 4:** GATE
- **PIN 5:** DRAIN
- **PIN 6:** DRAIN

**STYLE 2:**

- **PIN 1:** COLLECTOR
- **PIN 2:** COLLECTOR
- **PIN 3:** COLLECTOR
- **PIN 4:** COLLECTOR
- **PIN 5:** COLLECTOR
- **PIN 6:** COLLECTOR

**STYLE 3:**

- **PIN 1:** ENABLE
- **PIN 2:** N/C
- **PIN 3:** R BOOST
- **PIN 4:** Vz
- **PIN 5:** V in
- **PIN 6:** V out

**STYLE 4:**

- **PIN 1:** N/C
- **PIN 2:** V in
- **PIN 3:** NOT USED
- **PIN 4:** GROUND
- **PIN 5:** ENABLE
- **PIN 6:** LOAD

**STYLE 5:**

- **PIN 1:** COLLECTOR
- **PIN 2:** COLLECTOR
- **PIN 3:** BASE
- **PIN 4:** BASE
- **PIN 5:** COLLECTOR
- **PIN 6:** COLLECTOR

**STYLE 6:**

- **PIN 1:** EMITTER 2
- **PIN 2:** DRaining
- **PIN 3:** SOURCE 1
- **PIN 4:** SOURCE 2
- **PIN 5:** SOURCE 2
- **PIN 6:** SOURCE 2

**STYLE 10:**

- **PIN 1:** DRaining
- **PIN 2:** SOURCE
- **PIN 3:** GATE
- **PIN 4:** GATE
- **PIN 5:** N/C
- **PIN 6:** N/C

**STYLE 11:**

- **PIN 1:** VBUS
- **PIN 2:** DRAIN 2
- **PIN 3:** DRAIN 2
- **PIN 4:** DRAIN 2
- **PIN 5:** DRAIN 2
- **PIN 6:** DRAIN 2

**STYLE 12:**

- **PIN 1:** I/O
- **PIN 2:** GROUND
- **PIN 3:** DRAIN 2
- **PIN 4:** SOURCE 2
- **PIN 5:** SOURCE 2
- **PIN 6:** SOURCE 2

**STYLE 13:**

- **PIN 1:** GATE
- **PIN 2:** SOURCE 2
- **PIN 3:** SOURCE 2
- **PIN 4:** SOURCE 2
- **PIN 5:** SOURCE 2
- **PIN 6:** SOURCE 2

**STYLE 14:**

- **PIN 1:** ANODE
- **PIN 2:** SOURCE
- **PIN 3:** GATE
- **PIN 4:** GATE
- **PIN 5:** GATE
- **PIN 6:** GATE

**STYLE 15:**

- **PIN 1:** ANODE
- **PIN 2:** SOURCE
- **PIN 3:** GATE
- **PIN 4:** GATE
- **PIN 5:** GATE
- **PIN 6:** GATE

**STYLE 16:**

- **PIN 1:** ANODE/CATHODE
- **PIN 2:** SOURCE
- **PIN 3:** GATE
- **PIN 4:** GATE
- **PIN 5:** GATE
- **PIN 6:** GATE

**STYLE 17:**

- **PIN 1:** EMITTER
- **PIN 2:** BASE
- **PIN 3:** COLLECTOR
- **PIN 4:** N/C
- **PIN 5:** COLLECTOR
- **PIN 6:** COLLECTOR

**RECOMMENDED SOLDERING FOOTPRINT**

- **DIMENSIONS:** MILLIMETERS
  - **A1:** 0.05
  - **E1:** 3.20

**MARKING DIAGRAM**

- **DATE CODE:** XXXAYW
- **STANDARD CODE:** XXX M

**NOTES:**
1. **For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.**
2. **This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, “G” or microdot “−”, may or may not be present.**

**DOCUMENT NUMBER:** 98ASB14888C

**DESCRIPTION:** TSOP–6

**ON Semiconductor**

© Semiconductor Components Industries, LLC, 2019 www.onsemi.com