NCP1654

Power Factor Controller for Compact and Robust, Continuous Conduction Mode Pre-Converters

The NCP1654 is a controller for Continuous Conduction Mode (CCM) Power Factor Correction step-up pre-converters. It controls the power switch conduction time (PWM) in a fixed frequency mode and in dependence on the instantaneous coil current.

Housed in a SO8 package, the circuit minimizes the number of external components and drastically simplifies the PFC implementation. It also integrates high safety protection features that make the NCP1654 a driver for robust and compact PFC stages like an effective input power runaway clamping circuitry.

Features
- IEC61000-3-2 Compliant
- Average Current Continuous Conduction Mode
- Fast Transient Response
- Very Few External Components
- Very Low Startup Currents (< 75 μA)
- Very Low Shutdown Currents (< 400 μA)
- Low Operating Consumption
- ±1.5 A Totem Pole Gate Drive
- Accurate Fully Integrated 65/133/200 kHz Oscillator
- Latching PWM for cycle−by−cycle Duty−Cycle Control
- Internally Trimmed Internal Reference
- Undervoltage Lockout with Hysteresis
- Soft−Start for Smoothly Startup Operation
- Shutdown Function
- Pin to Pin Compatible with Industry Standard
- This is a Pb−Free Device

Safety Features
- Inrush Currents Detection
- Overvoltage Protection
- Undervoltage Detection for Open Loop Detection or Shutdown
- Brown−Out Detection
- Soft−Start
- Accurate Overcurrent Limitation
- Overpower Limitation

Typical Applications
- Flat TVs, PC Desktops
- AC Adapters
- White Goods, other Off−line SMPS

MARKING DIAGRAM

PIN CONNECTIONS

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Device</th>
<th>Package</th>
<th>Shipping†</th>
</tr>
</thead>
<tbody>
<tr>
<td>NCP1654BD65R2G</td>
<td>SO−8 (Pb−Free)</td>
<td>2500 / Tape &amp; Reel</td>
</tr>
<tr>
<td>NCP1654BD133R2G</td>
<td>SO−8 (Pb−Free)</td>
<td>2500 / Tape &amp; Reel</td>
</tr>
<tr>
<td>NCP1654BD200R2G</td>
<td>SO−8 (Pb−Free)</td>
<td>2500 / Tape &amp; Reel</td>
</tr>
</tbody>
</table>

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.
## MAXIMUM RATINGS TABLE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin</th>
<th>Rating</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>DRV</td>
<td>8</td>
<td>Output Drive Capability − Source</td>
<td>−1.5</td>
<td>A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Output Drive Capability − Sink</td>
<td>+1.5</td>
<td></td>
</tr>
<tr>
<td>VCC</td>
<td>7</td>
<td>Power Supply Voltage, VCC pin, continuous voltage</td>
<td>−0.3, +20</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td>Transient Power Supply Voltage, duration &lt; 10 ms, IVCC &lt; 10 mA</td>
<td>+25</td>
<td>V</td>
</tr>
<tr>
<td>Vin</td>
<td>2, 3, 4, 5, 6</td>
<td>Input Voltage</td>
<td>−0.3, +10</td>
<td>V</td>
</tr>
<tr>
<td>PD(SO)</td>
<td></td>
<td>Power Dissipation and Thermal Characteristics</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RJA(SO)</td>
<td></td>
<td>D suffix, Plastic Package, Case 751</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Maximum Power Dissipation @ Ta = 70°C</td>
<td>450</td>
<td>MW</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Thermal Resistance Junction−to−Air</td>
<td>178</td>
<td>°C/W</td>
</tr>
<tr>
<td>Tj</td>
<td></td>
<td>Operating Junction Temperature Range</td>
<td>−40 to +125</td>
<td>°C</td>
</tr>
<tr>
<td>Tjmax</td>
<td></td>
<td>Maximum Junction Temperature</td>
<td>150</td>
<td>°C</td>
</tr>
<tr>
<td>TSMAX</td>
<td></td>
<td>Storage Temperature Range</td>
<td>−65 to +150</td>
<td>°C</td>
</tr>
<tr>
<td>TLMAX</td>
<td></td>
<td>Lead Temperature (Soldering, 10 s)</td>
<td>300</td>
<td>°C</td>
</tr>
</tbody>
</table>

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. This device series contains ESD protection and exceeds the following tests:
   - Human Body Model (HBM) 2000 V per JEDEC standard JESD22, Method A114E
   - Machine Model (MM) 200 V (except pin#7 which complies 150 V) per JEDEC standard JESD22, Method A115A.
2. This device contains Latch−up Protection and exceeds ±100 mA per JEDEC Standard JESD78.
TYPICAL ELECTRICAL CHARACTERISTICS TABLE  (VCC = 15 V, TJ from −40°C to +125°C, unless otherwise specified) (Note 3)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Rating</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>GATE DRIVE SECTION</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RCH</td>
<td>Source Resistance @ Isource = 100 mA</td>
<td>−</td>
<td>9.0</td>
<td>20</td>
<td>Ω</td>
</tr>
<tr>
<td>ROL</td>
<td>Sink Resistance @ Isink = −100 mA</td>
<td>−</td>
<td>6.6</td>
<td>18</td>
<td>Ω</td>
</tr>
<tr>
<td>TR</td>
<td>Gate Drive Voltage Rise Time from 1.5 V to 13.5 V (CL = 2.2 nF)</td>
<td>−</td>
<td>60</td>
<td>−</td>
<td>ns</td>
</tr>
<tr>
<td>TF</td>
<td>Gate Drive Voltage Fall Time from 13.5 V to 1.5 V (CL = 2.2 nF)</td>
<td>−</td>
<td>40</td>
<td>−</td>
<td>ns</td>
</tr>
<tr>
<td><strong>REGULATION BLOCK</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VREF</td>
<td>Voltage Reference</td>
<td>2.425</td>
<td>2.5</td>
<td>2.575</td>
<td>V</td>
</tr>
<tr>
<td>IEA</td>
<td>Error Amplifier Current Capability</td>
<td>−</td>
<td>±28</td>
<td>−</td>
<td>µA</td>
</tr>
<tr>
<td>GEA</td>
<td>Error Amplifier Gain</td>
<td>100</td>
<td>200</td>
<td>300</td>
<td>µS</td>
</tr>
<tr>
<td>IS6Pin6</td>
<td>Pin 6 Bias Current @ VFB = VREF</td>
<td>−500</td>
<td>−</td>
<td>500</td>
<td>nA</td>
</tr>
<tr>
<td>Vcontrol</td>
<td>Pin5 Voltage</td>
<td>−</td>
<td>3.6</td>
<td>−</td>
<td>V</td>
</tr>
<tr>
<td>Vcontrol(max)</td>
<td>Maximum Control Voltage @ VFB = 2 V</td>
<td>−</td>
<td>3.6</td>
<td>−</td>
<td>V</td>
</tr>
<tr>
<td>Vcontrol(min)</td>
<td>Minimum Control Voltage @ VFB = 3 V</td>
<td>−</td>
<td>0.6</td>
<td>−</td>
<td>V</td>
</tr>
<tr>
<td>ΔVcontrol</td>
<td>ΔVcontrol = Vcontrol(max) − Vcontrol(min)</td>
<td>2.7</td>
<td>3.0</td>
<td>3.3</td>
<td></td>
</tr>
<tr>
<td>VOUTL / VREF</td>
<td>Ratio (VOUT Low Detect Threshold / VREF)</td>
<td>94</td>
<td>95</td>
<td>96</td>
<td>%</td>
</tr>
<tr>
<td>HOUTL / VREF</td>
<td>Ratio (VOUT Low Detect Hysteresis / VREF)</td>
<td>−</td>
<td>0.5</td>
<td>−</td>
<td>%</td>
</tr>
<tr>
<td>IBOOST</td>
<td>Pin 5 Source Current when (VOUT Low Detect) is activated</td>
<td>190</td>
<td>228</td>
<td>260</td>
<td>µA</td>
</tr>
<tr>
<td><strong>CURRENT SENSE BLOCK</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VS</td>
<td>Current Sense Pin Offset Voltage, (ICS = 100 µA)</td>
<td>−</td>
<td>10</td>
<td>−</td>
<td>mV</td>
</tr>
<tr>
<td>IIS(OCP)</td>
<td>Overcurrent Protection Threshold</td>
<td>185</td>
<td>200</td>
<td>215</td>
<td>µA</td>
</tr>
<tr>
<td><strong>POWER LIMITATION BLOCK</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ICS × VBO</td>
<td>Overpower Limitation Threshold</td>
<td>−</td>
<td>200</td>
<td>−</td>
<td>µVA</td>
</tr>
<tr>
<td>ICS(OPL1)</td>
<td>Overpower Current Threshold (VBO = 0.9 V, VM = 3 V)</td>
<td>186</td>
<td>222</td>
<td>308</td>
<td>µA</td>
</tr>
<tr>
<td>ICS(OPL2)</td>
<td>Overpower Current Threshold (VBO = 2.67 V, VM = 3 V)</td>
<td>62</td>
<td>75</td>
<td>110</td>
<td>µA</td>
</tr>
<tr>
<td><strong>PWM BLOCK</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dcycle</td>
<td>Duty Cycle Range</td>
<td>−</td>
<td>0−97</td>
<td>−</td>
<td>%</td>
</tr>
<tr>
<td><strong>OSCILLATOR / RAMP GENERATOR BLOCK</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>fsw</td>
<td>Switching Frequency</td>
<td>65 kHz</td>
<td>58</td>
<td>65</td>
<td>72</td>
</tr>
<tr>
<td></td>
<td>133 kHz</td>
<td>120</td>
<td>133</td>
<td>146</td>
<td></td>
</tr>
<tr>
<td></td>
<td>200 kHz</td>
<td>180</td>
<td>200</td>
<td>220</td>
<td></td>
</tr>
<tr>
<td><strong>BROWN–OUT DETECTION BLOCK</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VBOH</td>
<td>Brown–Out Voltage Threshold (rising)</td>
<td>1.22</td>
<td>1.30</td>
<td>1.38</td>
<td>V</td>
</tr>
<tr>
<td>VBOOL</td>
<td>Brown–Out Voltage Threshold (falling)</td>
<td>0.65</td>
<td>0.7</td>
<td>0.75</td>
<td>V</td>
</tr>
<tr>
<td>IIB</td>
<td>Pin 4 Input Bias Current @ VBO = 1 V</td>
<td>−500</td>
<td>−</td>
<td>500</td>
<td>nA</td>
</tr>
<tr>
<td><strong>CURRENT MODULATION BLOCK</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I1M1</td>
<td>Multiplier Output Current (Vcontrol = Vcontrol(max), VBO = 0.9 V, ICS = 25 µA)</td>
<td>−</td>
<td>1.9</td>
<td>−</td>
<td>µA</td>
</tr>
<tr>
<td>I1M2</td>
<td>Multiplier Output Current (Vcontrol = Vcontrol(max), VBO = 0.9 V, ICS = 75 µA) (@ 0 − 125°C)</td>
<td>1.5</td>
<td>4.7</td>
<td>8.8</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.5</td>
<td>4.7</td>
<td>9.8</td>
<td></td>
</tr>
<tr>
<td>I1M3</td>
<td>Multiplier Output Current (Vcontrol = Vcontrol(min) + 0.2 V, VBO = 0.9 V, ICS = 25 µA) (@ −40 − 125°C)</td>
<td>−</td>
<td>28.1</td>
<td>−</td>
<td></td>
</tr>
<tr>
<td>I1M4</td>
<td>Multiplier Output Current (Vcontrol = Vcontrol(min) + 0.2 V, VBO = 0.9 V, ICS = 75 µA)</td>
<td>−</td>
<td>84.4</td>
<td>−</td>
<td></td>
</tr>
<tr>
<td><strong>OVERVOLTAGE PROTECTION</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VOVPR / VREF</td>
<td>Ratio (Overvoltage Threshold / VREF)</td>
<td>103</td>
<td>105</td>
<td>107</td>
<td>%</td>
</tr>
<tr>
<td>TOVPR</td>
<td>Propagation Delay (VFB = 107% VREF) to Drive Low</td>
<td>−</td>
<td>500</td>
<td>−</td>
<td>ns</td>
</tr>
</tbody>
</table>
## TYPICAL ELECTRICAL CHARACTERISTICS TABLE

*(V\textsubscript{CC} = 15 V, T\textsubscript{J} from −40°C to +125°C, unless otherwise specified)*  
*(Note 3)*

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Rating</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V\text{UVP(on)/v}_{\text{REF}} )</td>
<td>UVP Activate Threshold Ratio (T\textsubscript{J} = 0°C to +105°C)</td>
<td>4</td>
<td>8</td>
<td>12</td>
<td>%</td>
</tr>
<tr>
<td>( V\text{UVP(off)/v}_{\text{REF}} )</td>
<td>UVP Deactivate Threshold Ratio (T\textsubscript{J} = 0°C to +105°C)</td>
<td>6</td>
<td>12</td>
<td>18</td>
<td>%</td>
</tr>
<tr>
<td>( V\text{UVP(H)} )</td>
<td>UVP Lockout Hysteresis</td>
<td>–</td>
<td>4</td>
<td>–</td>
<td>%</td>
</tr>
<tr>
<td>( T\text{UVP} )</td>
<td>Propagation Delay (V\textsubscript{FB} &lt; 8% V\textsubscript{REF}) to Drive Low</td>
<td>–</td>
<td>500</td>
<td>–</td>
<td>ns</td>
</tr>
</tbody>
</table>

### THERMAL SHUTDOWN

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Rating</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>( T\text{SD} )</td>
<td>Thermal Shutdown Threshold</td>
<td>150</td>
<td>–</td>
<td>–</td>
<td>°C</td>
</tr>
<tr>
<td>( H\text{SD} )</td>
<td>Thermal Shutdown Hysteresis</td>
<td>–</td>
<td>30</td>
<td>–</td>
<td>°C</td>
</tr>
</tbody>
</table>

### \( V\text{CC} \) UNDERVOLTAGE LOCKOUT SECTION

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Rating</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V\text{CC(on)} )</td>
<td>Start-Up Threshold (Undervoltage Lockout Threshold, V\text{CC} rising)</td>
<td>9.6</td>
<td>10.5</td>
<td>11.4</td>
<td>V</td>
</tr>
<tr>
<td>( V\text{CC(off)} )</td>
<td>Disable Voltage after Turn-On (Undervoltage Lockout Threshold, V\text{CC} falling)</td>
<td>8.25</td>
<td>9.0</td>
<td>9.75</td>
<td>V</td>
</tr>
<tr>
<td>( V\text{CC(H)} )</td>
<td>Undervoltage Lockout Hysteresis</td>
<td>1.0</td>
<td>1.5</td>
<td>–</td>
<td>V</td>
</tr>
</tbody>
</table>

### DEVICE CONSUMPTION

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Power Supply Current:</th>
</tr>
</thead>
<tbody>
<tr>
<td>( I\text{STUP} )</td>
<td>Start-Up (@ V\text{CC} = 9.4 V)</td>
</tr>
<tr>
<td>( I\text{CC1} )</td>
<td>Operating (@ V\text{CC} = 15 V, no load, no switching)</td>
</tr>
<tr>
<td>( I\text{CC2} )</td>
<td>Operating (@ V\text{CC} = 15 V, no load, switching)</td>
</tr>
<tr>
<td>( I\text{STDN} )</td>
<td>Shutdown Mode (@ V\text{CC} = 15 V and V\text{FB} = 0 V)</td>
</tr>
</tbody>
</table>

| | Start-Up (@ V\text{CC} = 9.4 V) | Operating (@ V\text{CC} = 15 V, no load, no switching) | Operating (@ V\text{CC} = 15 V, no load, switching) | Shutdown Mode (@ V\text{CC} = 15 V and V\text{FB} = 0 V) |
| | – | 3.7 | 4.7 | 300 |
| | | 5.0 | 6.0 | 400 |
| | | mA | mA | mA |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. The above specification gives the targeted values of the parameters. The final specification will be available once the complete circuit characterization has been performed.

**NOTE:**

\[
I_M = \frac{I_{cs} \times V_{BO}}{4 \times (V_{control} - V_{control(min)})}
\]
# DETAILED PIN DESCRIPTIONS

<table>
<thead>
<tr>
<th>Pin</th>
<th>Symbol</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
<td>Ground</td>
<td>−</td>
</tr>
<tr>
<td>2</td>
<td>Vin</td>
<td>Multiplier Voltage</td>
<td>This pin provides a voltage $V_M$ for the PFC duty cycle modulation. The input impedance of the PFC circuits is proportional to the resistor $R_M$ externally connected to this pin. The device operates in average current mode if an external capacitor $C_M$ is connected to the pin. Otherwise, it operates in peak current mode.</td>
</tr>
<tr>
<td>3</td>
<td>CS</td>
<td>Current Sense Input</td>
<td>This pin sources a current $I_{CS}$ which is proportional to the inductor current $I_L$. The sense current $I_{CS}$ is for overcurrent protection (OCP), overpower limitation (OPL) and PFC duty cycle modulation. When $I_{CS}$ goes above 200 μA, OCP is activated and the Drive Output is disabled.</td>
</tr>
<tr>
<td>4</td>
<td>VBO</td>
<td>Brown−Out / In</td>
<td>Connect a resistor network among the rectified input voltage, BO pin, and ground. And connect a capacitor between BO pin and ground. BO pin detects a voltage signal proportional to the average input voltage. When $V_{BO}$ goes below $V_{BOL}$, the circuit that detects too low input voltage conditions (brown−out), turns off the output driver and keeps it in low state until $V_{BO}$ exceeds $V_{BOH}$. This signal which is proportional to the RMS input voltage $V_{ac}$ is also for overpower limitation (OPL) and PFC duty cycle modulation.</td>
</tr>
<tr>
<td>5</td>
<td>Vcontrol</td>
<td>Control Voltage / Soft−Start</td>
<td>The voltage of this pin $V_{control}$ directly controls the input impedance. This pin is connected to external type−2 compensation components to limit the $V_{control}$ bandwidth typically below 20 Hz to achieve near unity power factor. The device provides no output when $V_{control} &lt; V_{control\text{ (min)}}$. When it starts operation, the power increases slowly (soft−start).</td>
</tr>
<tr>
<td>6</td>
<td>VFB</td>
<td>Feed−Back / Shutdown</td>
<td>This pin receives a feedback signal $V_{FB}$ that is proportional to the PFC circuits output voltage. This information is used for both the output regulation, the overvoltage protection (OVP), and output undervoltage protection (UVP) to protect the system from damage at feedback abnormal situation. When $V_{FB}$ goes above 105% $V_{REF}$, OVP is activated and the Drive Output is disabled. When $V_{FB}$ goes below 8% $V_{REF}$, the device enters a low−consumption shutdown mode.</td>
</tr>
<tr>
<td>7</td>
<td>VCC</td>
<td>Supply Voltage</td>
<td>This pin is the positive supply of the IC. The circuit typically starts to operate when $V_{CC}$ exceeds 10.5 V and turns off when $V_{CC}$ goes below 9 V. After start−up, the operating range is 9 V up to 20 V.</td>
</tr>
<tr>
<td>8</td>
<td>DRV</td>
<td>Drive Output</td>
<td>The high current capability of the totem pole gate drive (±1.5 A) makes it suitable to effectively drive high gate charge power MOSFET.</td>
</tr>
</tbody>
</table>
Figure 1. Functional Block Diagram
TYPICAL CHARACTERISTICS

Figure 2. Gate Drive Resistance vs. Temperature

Figure 3. Reference Voltage vs. Temperature

Figure 4. Source Current Capability of the Error Amplifier vs. Temperature

Figure 5. Sink Current Capability of the Error Amplifier vs. Temperature

Figure 6. Error Amplifier Gain vs. Temperature

Figure 7. Feedback Pin Current vs. Temperature (@Vfb = VREF)
TYPICAL CHARACTERISTICS

Figure 8. $V_{\text{control}}$ Maximum Voltage vs. Temperature

Figure 9. $V_{\text{control}}$ Maximum Swing ($\Delta V_{\text{CONTROL}}$) vs. Temperature

Figure 10. Ratio ($V_{\text{OUT}}$ Low Detect Threshold / $V_{\text{REF}}$) vs. Temperature

Figure 11. Pin 5 Source Current when ($V_{\text{OUT}}$ Low Detect) is Activated vs. Temperature

Figure 12. Over–Current Protection Threshold vs. Temperature

Figure 13. Over–Power Current Threshold (@$V_{BO} = 0.9$ V & $V_m = 3$ V) vs. Temperature
TYPICAL CHARACTERISTICS

Figure 14. Over−Power Current Threshold (@$V_{BO} = 2.67 \text{ V}$ & $V_m = 3 \text{ V}$) vs. Temperature

Figure 15. Maximum Duty Cycle vs. Temperature

Figure 16. Switching Frequency vs. Temperature (65 kHz Version)

Figure 17. Switching Frequency vs. Temperature (133 kHz Version)

Figure 18. Switching Frequency vs. Temperature (200 kHz Version)
TYPICAL CHARACTERISTICS

Figure 19. Brown-Out Voltage Threshold (Rising) vs. Temperature

Figure 20. Brown-Out Voltage Threshold (Falling) vs. Temperature

Figure 21. Multiplier Output Current ($V_{control} = V_{CONTROL(max)}, V_{bo} = 0.9 \text{ V}, I_{CS} = 75 \mu\text{A}$) vs. Temperature

Figure 22. Over Voltage Threshold vs. Temperature

Figure 23. Ratio (Over Voltage Threshold / $V_{REF}$) vs. Temperature

Figure 24. UVP Activate and Deactivate Threshold Ratio vs. Temperature
TYPICAL CHARACTERISTICS

Figure 25. $V_{CC}$ Start-Up Threshold ($V_{CC}$ Rising) vs. Temperature

Figure 26. $V_{CC}$ Disable Voltage after Turn-On ($V_{CC}$ Falling) vs. Temperature

Figure 27. $V_{CC}$ UVLO Hysteresis vs. Temperature

Figure 28. Supply Current in Startup Mode vs. Temperature

Figure 29. Supply Current in Shutdown Mode vs. Temperature

Figure 30. Operating Supply Current vs. Temperature

www.onsemi.com
NCP1654

Detailed Operating Description

Introduction
The NCP1654 is a PFC driver designed to operate in fixed frequency, continuous conduction mode. The fixed frequency operation eases the compliance with EMI standard and the limitation of the possible radiated noise that may pollute surrounding systems. In addition, continuous conduction operation reduces the application di/dt and their resulting interference. More generally, the NCP1654 is an ideal candidate in systems where cost–effectiveness, reliability and high power factor are the key parameters. It incorporates all the necessary features to build a compact and rugged PFC stage:

- **Compactness and Flexibility:** housed in a SO8 package, the NCP1654 requires a minimum of external components. In particular, the circuit scheme simplifies the PFC stage design and eliminates the need for any input voltage sensing. In addition, the circuit offers some functions like the Brown–Out or the true power limiting that enable the optimizations of the PFC design.

- **Low Consumption and Shutdown Capability:** the NCP1654 is optimized to exhibit consumption as small as possible in all operation modes. The consumed current is particularly reduced during the start–up phase and in shutdown mode so that the PFC stage power losses are extremely minimized when the circuit is disabled. This feature helps meet the more stringent stand–by low power specifications. Just ground the Feed–back pin to force the NCP1654 in shutdown mode.

- **Safety Protections:** the NCP1654 permanently monitors the output voltage, the coil current and the die temperature to protect the system from possible over–stresses. Integrated protections (Overvoltage protection, coil current limitation, thermal shutdown...) make the PFC stage extremely robust and reliable:
  - **Maximum Current Limit:** the circuit permanently senses the coil current and immediately turns off the power switch if it is higher than the set current limit. The NCP1654 also prevents any turn on of the power switch as long as the coil current is not below its maximum permissible level. This feature protects the MOSFET from possible excessive stress that could result from the switching of a current higher than the one the power switch is dimensioned for. In particular, this scheme effectively protects the PFC stage during the start–up phase when large in–rush currents charge the output capacitor.
  - **Undervoltage Protection for Open Loop Protection or Shut–down:** the circuit detects when the feed–back voltage goes below than about 8% of the regulation level. In this case, the circuit turns off and its consumption drops to a very low value. This feature protects the PFC stage from starting operation in case of low AC line conditions or in case of a failure in the feed–back network (i.e. bad connection).

- **Fast Transient Response:** given the low bandwidth of the regulation block, the output voltage of PFC stages may exhibit excessive over or under–shoots because of abrupt load or input voltage variations (e.g. at start up). If the output voltage is too far from the regulation level:
  - **Overvoltage Protection:** NCP1654 turns off the power switch as soon as V
out exceeds the OVP threshold (105% of the regulation level). Hence a cost & size effective bulk capacitor of lower voltage rating is suitable for this application,

- **Dynamic Response Enhancer:** NCP1654 drastically speeds up the regulation loop by its internal 200 μA enhanced current source when the output voltage is below 95% of its regulation level.

- **Brown–Out Detection:** the circuit detects low AC line conditions and disables the PFC stage in this case. This protection mainly protects the power switch from the excessive stress that could damage it in such conditions,

- **Over–Power Limitation:** the NCP1654 computes the maximum permissible current in dependence of the average input voltage measured by the brown–out block. It is the second OCP with a threshold that is line dependent. When the circuit detects an excessive power transfer, it resets the driver output immediately.

- **Thermal Shutdown:** an internal thermal circuitry disables the circuit gate drive and then keeps the power switch off when the junction temperature exceeds 150°C typically. The circuit resumes operation once the temperature drops below about 120°C (30°C hysteresis),

- **Soft Start:** Vcontrol is pulled low brown–out detection activates, or Undervoltage protection activates, and no drive is provided. At start up, the “200 μA enhanced current source” is disabled. So there is only 28 μA to charge the compensation components, and makes Vcontrol raise gradually. This is to obtain a slow increasing duty cycle and hence reduce the voltage and current stress on the MOSFET. Hence it provides a soft–start feature.

- **Output Stage Totem Pole:** the NCP1654 incorporates a ±1.5A gate driver to efficiently drive TO220 or TO247 power MOSFETs.
PRINCIPLE OF NCP1654 SCHEME

CCM PFC Boost
A CCM PFC boost converter is shown in Figure 31. The input voltage is a rectified 50 to 60 Hz sinusoidal signal. The MOSFET is switching at a high frequency (typically 65/133/200 kHz in NCP1654) so that the inductor current $I_L$ basically consists of high and low-frequency components.

Filter capacitor $C_{filter}$ is an essential and very small value capacitor in order to eliminate the high-frequency component of the inductor $I_L$. This filter capacitor cannot be too bulky because it can pollute the power factor by distorting the rectified sinusoidal input voltage.

Figure 31. CCM PFC Boost Converter

PFC Methodology
The NCP1654 uses a proprietary PFC methodology particularly designed for CCM operation. The PFC methodology is described in this section.

Figure 32. Inductor Current in CCM

As shown in Figure 32, the inductor current $I_L$ in a switching period $T$ includes a charging phase for duration $t_1$ and a discharging phase for duration $t_2$. The voltage conversion ratio is obtained in (Equation 1).

$$\frac{V_{out}}{V_{in}} = \frac{t_1 + t_2}{t_2} = \frac{T - t_1}{t_1}$$

where

- $V_{out}$ is the output voltage of PFC stage,
- $V_{in}$ is the rectified input voltage,
- $T$ is the switching period,
- $t_1$ is the MOSFET on time, and
- $t_2$ is the MOSFET off time.

The input filter capacitor $C_{filter}$ and the front-ended EMI filter absorbs the high-frequency component of inductor current $I_L$. It makes the input current $I_{in}$ a low-frequency signal only of the inductor current.

$$I_{in} = I_{L-50}$$  \hspace{1cm} (eq. 2)

where

- $I_{in}$ is the input AC current,
- $I_L$ is the inductor current.
- $I_{L-50}$ supposes a 50 Hz operation. The suffix 50 means it is with a 50 Hz bandwidth of the original $I_L$.

From (Equation 1) and (Equation 2), the input impedance $Z_{in}$ is formulated.

$$Z_{in} = \frac{V_{in}}{I_{in}} = \frac{T - t_1}{T} \frac{V_{out}}{I_{L-50}}$$  \hspace{1cm} (eq. 3)

where $Z_{in}$ is input impedance.

Power factor is corrected when the input impedance $Z_{in}$ in (Equation 3) is constant or varies slowly in the 50 or 60 Hz bandwidth.

Figure 33. PFC Duty Modulation and Timing Diagram

The PFC modulation and timing diagram is shown in Figure 33. The MOSFET on time $t_1$ is generated by the intersection of reference voltage $V_{REF}$ and ramp voltage $V_{ramp}$. A relationship in (Equation 4) is obtained.

$$V_{ramp} = V_m + \frac{I_{ch} t_1}{C_{ramp}} = V_{REF}$$  \hspace{1cm} (eq. 4)

where

www.onsemi.com
V_{ramp} is the internal ramp voltage, the positive input of the PFC modulation comparator.

\( V_m \) is the multiplier voltage appearing on \( V_m \) pin,
\( I_{ch} \) is the internal charging current,
\( C_{ramp} \) is the internal ramp capacitor, and
\( V_{REF} \) is the internal reference voltage, the negative input of the PFC modulation comparator.

\( I_{ch} \), \( C_{ramp} \), and \( V_{REF} \) also act as the ramp signal of switching frequency. Hence the charging current \( I_{ch} \) is specially designed as in (Equation 5). The multiplier voltage \( V_m \) is therefore expressed in terms of \( t_1 \) in (Equation 6).

\[
I_{ch} = \frac{C_{ramp}V_{REF}}{T} \quad \text{(eq. 5)}
\]

\[
V_m = V_{REF} - \frac{t_1}{C_{ramp}}C_{ramp}V_{REF} = \frac{V_{REF}T - t_1}{T} \quad \text{(eq. 6)}
\]

From (Equation 3) and (Equation 6), the input impedance \( Z_{in} \) is re–formulated in (Equation 7).

\[
Z_{in} = \frac{V_m}{V_{out} \frac{I_{L-50}}{C_{ramp}V_{REF}}} \quad \text{(eq. 7)}
\]

Because \( V_{REF} \) and \( V_{out} \) are roughly constant versus time, the multiplier voltage \( V_m \) is designed to be proportional to the \( I_{L-50} \) in order to have a constant \( Z_{in} \) for PFC purpose. It is illustrated in Figure 34.

Figure 34. Multiplier Voltage Timing Diagram

It can be seen in the timing diagram in Figure 33 that \( V_m \) originally consists of a switching frequency ripple coming from the inductor current \( I_L \). The duty ratio can be inaccurately generated due to this ripple. This modulation is the so–called “peak current mode”. Hence, an external capacitor \( C_{M} \) connected to the multiplier voltage \( V_m \) pin is essential to bypass the high–frequency component of \( V_m \). The modulation becomes the so–called “average current mode” with a better accuracy for PFC.

\[
V_m = \frac{R_{M}I_{cs}V_{bo}}{4(V_{control} - V_{CONTROL(min)})^2} \quad \text{(eq. 8)}
\]

Where,
\( R_M \) is the external multiplier resistor connected to \( V_m \) pin, which is constant.

\( V_{bo} \) is the input voltage signal appearing on the \( BO \) pin, which is proportional to the rms input voltage,
\( I_{cs} \) is the sense current proportional to the inductor current \( I_L \) as described in (Equation 11).

\( V_{control} \) is the control voltage signal, the output voltage of Operational Trans–conductance Amplifier (OTA), as described in (Equation 12).

\( R_M \) directly limits the maximum input power capability and hence its value affects the NCP1654 to operate in either “follower boost mode” or “constant output voltage mode”.

Figure 35. External Connection on the Multiplier Voltage Pin

Refer to Figure 36,

\[
V_{bo} = K_{BO}(V_{in}) = K_{BO} \cdot \frac{2\sqrt{2}V_{ac}}{\pi} \quad \text{(eq. 9)}
\]

\[
K_{BO} = R_{bol} \quad \text{(eq. 10)}
\]

where
\( V_{bo} \) is the voltage on \( BO \) pin.

\( K_{BO} \) is the decay ratio of \( V_{in} \) to \( V_{bo} \).

\(<V_{in}>\) is the average voltage signal of \( V_{in} \), the voltage appearing on \( C_{filter} \).

\( V_{ac} \) is the RMS input voltage.
R_{boL} is low side resistor of the dividing resistors between Vin and BO pin.
R_{boU} is upper side resistor of the dividing resistors between Vin and BO pin.

Refer to Figure 37, sense current I_{cs} is proportional to the inductor current I_L as described in (Equation 11). I_L consists of the high–frequency component (that depends on di/dt or inductor L) and low–frequency component (that is I_{L-50}).

\[
I_{cs} = \frac{R_{SENSE}}{R_{CS}} \cdot I_L \tag{eq. 11}
\]

where
R_{SENSE} is the sense resistor to sense I_L.
R_{CS} is the offset resistor between CS pin and R_{SENSE}.

Refer to Figure 38, the Operational Trans–conductance Amplifier (OTA) senses V_out via the feedback resistor dividers, R_{fbU} and R_{fbL}. The OTA constructs a control voltage, V_{control}, depending on the output power and hence V_out. The operating range of V_{control} is from V_{CONTROL(min)} to V_{CONTROL(max)}. The signal used for PFC duty modulation is after decreasing a offset voltage, V_{CONTROL(min)}. i.e. V_{control}−V_{CONTROL(min)}.

This control current I_{control} is a roughly constant current that comes from the PFC output voltage V_out that is a slowly varying signal. The bandwidth of I_{control} can be additionally limited by inserting the external type–2 compensation components (that are R_Z, C_Z, and C_P as shown in Figure 38). It is recommended to limit f_{control}, that is the bandwidth of V_{control} (or I_{control}), below 20 Hz typically to achieve power factor correction purpose.

The transformer of V_out to V_{control} is as described in (Equation 12) if C_Z is >> C_P \cdot G_{EA} is the error amplifier gain.

\[
\frac{V_{control}}{V_{out}} = \frac{R_{fbL} \cdot G_{EA} R_Z}{R_{fbL} + R_{fbU}} \cdot \frac{1 + s R_Z C_Z}{s R_Z C_Z (1 + s R_Z C_P)} \tag{eq. 12}
\]

From (Equation 7) – (Equation 11), the input impedance Z_{in} is re–formulated in (Equation 13).

\[
Z_{in} = \frac{\sqrt{2 R_M R_{SENSE} V_{out} V_{ac} K_{BO} I_L}}{2 \pi R_{CS} \cdot (V_{control} − V_{CONTROL(min)}) \cdot V_{REF} I_{L−50}} \tag{eq. 13}
\]

When I_L is equal to I_{L−50}, (Equation 13) is re–formulated in (Equation 14)

\[
Z_{in} = \frac{\sqrt{2 R_M R_{SENSE} V_{out} V_{ac} K_{BO}}}{2 \pi R_{CS} \cdot (V_{control} − V_{CONTROL(min)}) \cdot V_{REF}} \tag{eq. 14}
\]

The multiplier capacitor C_M is the one to filter the high–frequency component of the multiplier voltage V_in. The high–frequency component is basically coming from the inductor current I_L. On the other hand, the filter capacitor C_{filter} similarly removes the high–frequency component of inductor current I_L. If the capacitors C_M and C_{filter} match with each other in terms of filtering capability, I_L becomes I_{L−50}. Input impedance Z_{in} is roughly constant over the bandwidth of 50 or 60 Hz and power factor is corrected.
Input and output power \( (P_{in} \text{ and } P_{out}) \) are derived in (Equation 15) when the circuit efficiency \( \eta \) is obtained or assumed. The variable \( V_{ac} \) stands for the rms input voltage.

\[
P_{in} = \frac{V_{ac}^2}{Z_{in}} = \frac{2\pi R_{CS} \cdot (V_{control} - V_{CONTROL(min)}) \cdot V_{REF} \cdot V_{ac}}{\sqrt{2} R_{M} R_{SENSE} V_{out} K_{BO}} \quad (eq. 15)
\]

\[
V_{out} = \eta \frac{2\pi R_{CS} \cdot (V_{control} - V_{CONTROL(min)}) \cdot V_{REF} \cdot V_{ac}}{\sqrt{2} R_{M} R_{SENSE} V_{out} K_{BO}} \quad (eq. 16)
\]

\[
P_{out} = \eta \frac{V_{control} - V_{CONTROL(min)} V_{ac}}{V_{out}} \quad (eq. 17)
\]

\[
P_{out} = \eta \frac{V_{control} - V_{CONTROL(min)} V_{ac}}{V_{out}} \quad (eq. 18)
\]

**Follower Boost**

The “Follower Boost” is an operation mode where the pre-converter output voltage stabilizes at a level that varies linearly versus the ac line amplitude. This technique aims at reducing the gap between the output and input voltages to optimize the boost efficiency and minimize the cost of the PFC stage (refer to MC33260 data sheet for more details at [http://www.onsemi.com](http://www.onsemi.com)).

The NCP1654 operates in follower boost mode when \( V_{control} \) is constant, i.e. \( V_{control} \) raises to its maximum value \( V_{CONTROL(max)} \). Re-formulate (Equation 16) to become (Equation 17) and (Equation 18) by replace \( V_{control} \) by \( V_{CONTROL(max)} \). If \( V_{control} \) is constant based on (Equation 15), for a constant load or power demand the output voltage \( V_{out} \) of the converter is proportional to the rms input voltage \( V_{ac} \). It means the output voltage \( V_{out} \) becomes lower when the rms input voltage \( V_{ac} \) becomes lower. On the other hand, the output voltage \( V_{out} \) becomes lower when the load or power demand becomes higher.

\[
V_{out} = \eta \frac{2\pi R_{CS} \cdot \Delta V_{CONTROL} \cdot V_{REF} \cdot V_{ac}}{\sqrt{2} R_{M} R_{SENSE} V_{out} K_{BO}} \quad (eq. 19)
\]

where

\( V_{CONTROL(max)} \) is the maximum control voltage.

\( \Delta V_{CONTROL} \) is the gap between \( V_{CONTROL(max)} \) and \( V_{CONTROL(min)} \).

It is illustrated in Figure 39.

**Reference Section**

The internal reference voltage \( V_{REF} \) is trimmed to be ±2% accurate over the temperature range (the typical value is 2.5 V). \( V_{REF} \) is the reference used for the regulation. \( V_{REF} \) also serves to build the thresholds of the fast transient response, Overvoltage (OVP), brown out (BO), and Undervoltage protections (UVP).

**Output Feedback**

The output voltage \( V_{out} \) of the PFC circuits is sensed at \( V_{fb} \) pin via the resistor divider \( (R_{fbl} \text{ and } R_{fbu}) \) as shown in Figure 38. \( V_{out} \) is regulated as described in (Equation 19).

\[
V_{out} = \frac{R_{fbu} + R_{fbl}}{R_{fbl}} \quad (eq. 19)
\]
The feedback signal \( V_{fb} \) represents the output voltage \( V_{out} \) and will be used in the output voltage regulation, Overvoltage protection (OVP), fast transient response, and Undervoltage protection (UVP)

**Output Voltage Regulation**

NCP1654 uses a high gain Operational Transconductance Amplifier (OTA) as error amplifier. Refer to Figure 38, the output of OTA \( V_{control} \) operating range is from \( V_{CONTROL,min} \) to \( V_{CONTROL,max} \).

**Fast Transient Response**

Given the low bandwidth of the regulation block, the output voltage of PFC stages may exhibit excessive over or under-shoots because of abrupt load or input voltage variations (such as start-up duration). As shown in Figure 40, if the output voltage is out of regulation, NCP1654 has 2 functions to maintain the output voltage regulation.

- **Overvoltage Protection**: When \( V_{fb} \) is higher than 105% of \( V_{REF} \) (i.e. \( V_{out} > 105\% \) of nominal output voltage), the Driver output of the device goes low for protection. The circuit automatically resumes operation when \( V_{fb} \) becomes lower than 105% of \( V_{REF} \). If the nominal \( V_{out} \) is set at 390 V, then the maximum output voltage is 105% of 390 V = 410 V. Hence a cost & size effective bulk capacitor of lower voltage rating is suitable for this application.
- **Dynamic response enhancer**: NCP1654 drastically speeds up the regulation loop by its internal 200 \( \mu A \) enhanced current source when the output voltage is below 95% of its regulation level. Under normal condition, the maximum sink and source of output current capability of OTA is around 28 \( \mu A \). Thanks to the “Vout low detect” block, when the \( V_{fb} \) is below 95% \( V_{REF} \), an extra 200 \( \mu A \) current source will raise \( V_{control} \) rapidly. Hence prevent the PFC output from dropping too low and improve the transient response performance. The relationship between current flowing in/out \( V_{control} \) pin and \( V_{fb} \) is as shown in Figure 41.

It is recommended to add a typical 100 pF capacitor \( C_{FB} \) decoupling capacitor next to feedback pin to prevent from noise impact.

**Figure 40. OVP and Fast Transient Response**

![Figure 40. OVP and Fast Transient Response](image)

**Figure 41. \( V_{fb} \) vs. Current Flowing in/out from \( V_{control} \) Pin**

![Figure 41. \( V_{fb} \) vs. Current Flowing in/out from \( V_{control} \) Pin](image)
Soft Start

The block diagram and timing diagram of soft start function are as shown in Figure 42 and Figure 43. The device provides no output (or no duty ratio) when the \( V_{\text{control}} \) is lower than \( V_{\text{CONTROL(min)}} \). \( V_{\text{control}} \) is pulled low when:

- Brown-out, or
- Undervoltage Protection

When the IC recovers from one of the following conditions; Undervoltage Lockout, Brown-out or Undervoltage Protection, the 200 \( \mu \)A current source block keeps off. Hence only the Operating Trans-conductance Amplifier (OTA) raises the \( V_{\text{control}} \). And \( V_{\text{control}} \) rises slowly. This is to obtain a slow increasing duty cycle and hence reduce the voltage and current stress on the MOSFET. A soft-start operation is obtained.

![Figure 42. Soft Start Block Diagram](image)

![Figure 43. Soft Start Timing Diagram](image)
Undervoltage Protection (UVP) for Open Loop Protection or Shutdown

As shown in Figure 44, when V_{fb} is less than 8\% of V_{REF}, the device is shut down and consumes less than 400 \mu A. The device automatically starts operation when the output voltage goes above 12\% of V_{REF}. In normal situation of boost converter configuration, the output voltage V_{out} is always greater than the input voltage V_{in} and the feedback signal V_{fb} is always greater than 8\% and 12\% of V_{REF} to enable NCP1654 to operate.

This Undervoltage Protection function has 2 purposes.

- **Open Loop Protection** – Protect the power stage from damage at feedback loop abnormal, such as V_{fb} is shorted to ground or the feedback resistor R_{FBU} is open.
- **Shutdown mode** – Disables the PFC stage and forces a low consumption mode. This feature helps to meet stringent stand–by specifications. Power Factor being not necessary in stand–by, the PFC stage is generally inhibited to save the pre–converter losses. To further improve the stand–by performance, the PFC controller should consume minimum current in this mode.

**Current Sense**

The device senses the inductor current I_{L} by the current sense scheme in Figure 37. The device maintains the voltage at CS pin to be zero voltage (i.e., V_{CS} = 0 V) so that (Equation 11),

\[ I_{CS} = \frac{R_{SENSE}}{R_{CS}} I_{L}, \]

can be formulated.

This scheme has the advantage of the minimum number of components for current sensing. The sense current I_{CS} represents the inductor current I_{L} and will be used in the PFC duty modulation to generate the multiplier voltage V_{m}. Over–Power Limitation (OPL), and Over–Current Protection. (Equation 11) would insist in the fact that it provides the flexibility in the R_{SENSE} choice and that it allows to detect in–rush currents.

**Over–Current Protection (OCP)**

Over–Current Protection is reached when I_{CS} is larger than \( I_{S(OCP)} \) (200 \mu A typical). The offset voltage of the CS pin is typical 10 mV and it is neglected in the calculation. Hence, the maximum OCP inductor current threshold \( I_{L(OCP)} \) is obtained in (Equation 20).

\[
I_{L(OCP)} = \frac{R_{CS} I_{S(OCP)}}{R_{SENSE}} = \frac{R_{CS}}{R_{SENSE}} : 200 \mu A \quad (eq. 20)
\]

When over–current protection threshold is reached, the Drive Output of the device goes low. The device automatically resumes operation when the inductor current goes below the threshold.

**Input Voltage Sense**

The device senses the rms input voltage \( V_{ac} \) by the sensing scheme in Figure 45. V_{bo} senses the average rectified input voltage V_{in} via the resistor divider. An external capacitor C_{BO} is to maintain the V_{bo} the average value of V_{in}. V_{bo} is used for Brown–Out Protection, PFC duty modulation and over–power limitation (OPL).

**Brown–Out Protection**

The device uses the V_{bo} signal to protect the PFC stage from operating as the input voltage is lower than expected. Re–formulate (Equation 9) to get (Equation 21). Refer to Figure 45, \( V_{in} \) is different before and after the device operating.

- **Before the device operates**, \( V_{in} \) is equal to the peak value of rms input voltage, \( V_{ac} \). Hence V_{bo} is as described in (Equation 21),

\[
V_{bo} = \frac{R_{bol}}{R_{bol} + R_{bou}} V_{in} = \frac{R_{bol}}{R_{bol} + R_{bou}} V_{ac} \quad (eq. 21)
\]

- **After device operates**, \( V_{in} \) is the rectified sinusoidal input voltage. Thanks to C_{BO}, V_{bo} is the average of rectified input voltage. Hence V_{bo} decays to \( 2\pi \) of the peak value of rms input voltage \( V_{ac} \) as described in (Equation 22).

\[
V_{bo} = \frac{R_{bol}}{R_{bol} + R_{bou}} \frac{2\sqrt{2}}{\pi} V_{ac} \quad (eq. 22)
\]
Hence a larger hysteresis of the brown out comparator is needed, which is 0.7 V typical in this device. When \( V_{bo} \) goes below \( V_{BOL} \) (0.7 V typical), the device turns off the Drive output and keeps it off till \( V_{bo} \) exceeds \( V_{BOH} \) (1.3 V typical). When the device awakes after an off−state (Undervoltage lockout or shutdown), the default threshold is \( V_{BOH} \).

**Overpower Limitation (OPL)**

This is a second OCP with a threshold that is line dependent. Sense current \( I_{cs} \) represents the inductor current \( I_L \) and hence represents the input current approximately. Input voltage signal \( V_{bo} \) represents the rms input voltage. The product \( (I_{cs} \cdot V_{bo}) \) represents an approximated input power \( (I_L \cdot V_{ac}) \). It is illustrated in Figure 46.

When the product \( (I_{cs} \cdot V_{bo}) \) is greater than a permissible level 200 \( \mu \)VA, the device turns off the drive output so that the input power is limited. The OPL is automatically deactivated when the product \( (I_{cs} \cdot V_{bo}) \) is lower than the 200 \( \mu \)VA level. This 200 \( \mu \)VA level corresponds to the approximated input power \( (I_L \cdot V_{ac}) \) to be smaller than the particular expression in (Equation 23).

\[
\begin{align*}
I_{cs}V_{bo} &< 200 \, \mu \text{VA} \\
\left( I_L \cdot \frac{R_{SENSE}}{R_{CS}} \right) \cdot \left( \frac{2 \sqrt{2} K_{BO}}{\pi} \cdot V_{ac} \right) &< 200 \, \mu \text{VA} \\
I_L \cdot V_{ac} &< \frac{R_{CS} \cdot \pi}{R_{SENSE} \cdot K_{BO}} \cdot 50 \sqrt{2} \, \mu \text{VA}
\end{align*}
\]

**Bias the Controller**

It is recommended to add a typical 1 nF to 100 nF decoupling capacitor next to the \( V_{cc} \) pin for proper operation. When the NCP1654 operates in follower boost mode, the PFC output voltage is not always regulated at a particular level under all application range of input voltage and load power. It is not recommended to make a low−voltage bias supply voltage by adding an auxiliary winding on the PFC boost inductor. Alternatively, it is recommended to get the \( V_{cc} \) biasing supply from the 2nd−stage power conversion stage.
**Vcc Undervoltage LockOut (UVLO)**

The device incorporates an Undervoltage Lockout block to prevent the circuit from operating when Vcc is too low in order to ensure a proper operation. An UVLO comparator monitors Vcc pin voltage to allow the NCP1654 to operate when Vcc exceeds 10.5 V typically. The comparator incorporates some hysteresis (1.5 V) to prevent erratic operation as the Vcc crosses the threshold. When Vcc goes below the UVLO comparator lower threshold (9 V typically), the circuit turns off. It is illustrated in Figure 47. After startup, the operating range is between 9 V and 20 V.

**Thermal Shutdown**

An internal thermal circuitry disables the circuit gate drive and then keeps the power switch off when the junction temperature exceeds 150°C. The output stage is then enabled once the temperature drops below typically 120°C (i.e., 30°C hysteresis). The thermal shutdown is provided to prevent possible device failures that could result from an accidental overheating.
Figure 48. Application Schematic – 300 W 65 kHz
Power Factor Correction Circuit
**NOTES:**
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

**GENERIC MARKING DIAGRAM**

*This information is generic. Please refer to device data sheet for actual part marking.*

Pb–Free indicator, “G” or microdot “*”, may or may not be present. Some products may not follow the Generic Marking.

**STYLES ON PAGE 2**

---

### MECHANICAL CASE OUTLINE

**PACKAGE DIMENSIONS**

**SOIC–8 NB**

CASE 751–07

ISSUE AK

DATE 16 FEB 2011
### Description

**SOIC–8 NB**

**CASE 751–07**

**ISSUE AK**

**DATE 16 FEB 2011**

<table>
<thead>
<tr>
<th>STYLE 1:</th>
<th>STYLE 2:</th>
<th>STYLE 3:</th>
<th>STYLE 4:</th>
</tr>
</thead>
<tbody>
<tr>
<td>PIN 1. EMITTER</td>
<td>PIN 1. COLLECTOR, DIE, #1</td>
<td>PIN 1. DRAIN, DIE #1</td>
<td>PIN 1. ANODE</td>
</tr>
<tr>
<td>2. SOURCE</td>
<td>2. N-DRAIN</td>
<td>2. DRAIN, #1</td>
<td>2. BASE, #1</td>
</tr>
<tr>
<td>3. COLLECTOR</td>
<td>3. Gate, #2</td>
<td>3. DRAIN, #2</td>
<td>3. BASE, #2</td>
</tr>
<tr>
<td>4. EMITTER</td>
<td>4. BASE, #2</td>
<td>4. Gate, #2</td>
<td>4. EMITTER, #2</td>
</tr>
<tr>
<td>5. BASE</td>
<td>5. Source, #2</td>
<td>5. SOURCE</td>
<td>5. COLLECTOR, #2</td>
</tr>
<tr>
<td>7. BASE</td>
<td>7. Gate</td>
<td>7. Gate</td>
<td>7. COLLECTOR, #1</td>
</tr>
<tr>
<td>8. EMITTER</td>
<td>8. Source, #1</td>
<td>8. Source, #1</td>
<td>8. COMMON CATHODE</td>
</tr>
</tbody>
</table>

### PIN 1. DRAIN

- 8. DRAIN
- 7. DRAIN
- 6. DRAIN
- 5. DRAIN

### PIN 1. SOURCE

- 8. SOURCE
- 7. SOURCE
- 6. SOURCE
- 5. SOURCE

### PIN 1. COMMON ANODE

- 8. COMMON ANODE
- 7. ANODE
- 6. ANODE
- 5. ANODE

### PIN 1. GROUND

- 8. GROUND
- 7. GROUND
- 6. GROUND
- 5. GROUND

### PIN 1. VCC

- 8. VCC
- 7. VCC
- 6. VCC
- 5. VCC

### PIN 1. IN

- 8. IN
- 7. IN
- 6. IN
- 5. IN

### PIN 1. EMITTER, COMMON

- 8. EMITTER
- 7. BASE
- 6. BASE
- 5. EMITTER

### Pinout Diagram

- [Diagram of SOIC-8 NB with labeled pins and connections]

---

**DOCUMENT NUMBER:** 98ASB42564B

**DESCRIPTION:** SOIC–8 NB

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.

© Semiconductor Components Industries, LLC, 2019

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.