

1.8 V / 2.5 V 10 Gbps Equalizer Receiver with 1:6 Differential CML Outputs

Multi-Level Inputs W / Internal Termination

NB7VQ1006M

Description

The NB7VQ1006M is a high performance differential 1:6 CML fanout buffer with a selectable Equalizer receiver. When placed in series with a Data path operating up to 10 Gb/s, the NB7VQ1006M will compensate the degraded data signal transmitted across a FR4 PCB backplane or cable interconnect and output six identical CML copies of the input signal. Therefore, the serial data rate is increased by reducing Inter-Symbol Interference (ISI) caused by losses in copper interconnect or long cables.

The EQualizer ENable pin (EQEN) allows the IN/IN inputs to either flow through or bypass the Equalizer section. Control of the Equalizer function is realized by setting EQEN; When EQEN is set Low, the IN/IN inputs bypass the Equalizer. When EQEN is set High, the IN/IN inputs flow through the Equalizer. The default state at startup is LOW. As such, the NB7VQ1006M is ideal for SONET, GigE, Fiber Channel, Backplane and other Data distribution applications.

The differential inputs incorporate internal 50 Ω termination resistors that are accessed through the VT pin. This feature allows the NB7VQ1006M to accept various logic level standards, such as LVPECL, CML or LVDS. This feature provides transmission line termination at the receiver, eliminating external components. The outputs have the flexibility of being powered by either a 1.8 V or 2.5 V supply.

The NB7VQ1006M is a member of the GigaComm[™] family of high performance Clock/Data products.

Features

- Maximum Input Data Rate > 10 Gbps
- Maximum Input Clock Frequency > 7.5 GHz
- Backplane and Cable Interconnect Compensation
- 225 ps Typical Propagation Delay
- 30 ps Typical Rise and Fall Times
- Differential CML Outputs, 400 mV Peak-to-Peak, Typical
- Operating Range: $V_{CC} = 1.71 \text{ V}$ to 2.625 V, GND = 0 V
- Internal Input Termination Resistors, 50 Ω
- QFN-24 Package, 4 mm x 4 mm
- -40°C to +85°C Ambient Operating Temperature
- This Device is Pb-Free, Halogen Free and is RoHS Compliant



QFN-24 MN SUFFIX CASE 485L

MARKING DIAGRAM*




A = Assembly Location

L = Wafer Lot Y = Year W = Work Week ■ Pb-Free Package

(Note: Microdot may be in either location)

*For additional marking information, refer to Application Note <u>AND8002/D</u>.

SIMPLIFIED BLOCK DIAGRAM



ORDERING INFORMATION

Device	Package	Shipping†
NB7VQ1006MMNG	QFN-24 (Pb-Free)	92 Units / Tube
NB7VQ1006MMNTXG	QFN-24 (Pb-Free)	3000 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 1. Detailed Block Diagram of NB7VQ1006M

Table 1. EQUALIZER ENABLE FUNCTION

EQEN	Function	
0	IN/IN Inputs Bypass the EQualizer Section	
1	IN/IN Inputs Flow through the EQualizer Section	




Figure 2. QFN-24 Lead Pinout (Top View)

Table 2. PIN DESCRIPTION

Pin	Name	I/O	Description
1	VCC		Positive Supply Voltage for the Core Logic
2	IN	LVPECL, CML, LVDS Input	Non-inverted Differential Clock/Data Input. (Note 1)
3	ĪN	LVPECL, CML, LVDS Input	Inverted Differential Clock/Data Input. (Note 1)
4	VT		Internal 50 Ω Termination Pin for IN and $\overline{\text{IN}}$
5	EQEN	LVCMOS Input	Equalizer Enable Input; pin will default LOW when left open (has internal pull-down resistor)
6	VCC		Positive Supply Voltage for the Core Logic
7	GND		Negative Supply Voltage
8	Q 5	CML	Inverted Differential Output. Typically terminated with 50 Ω resistor to V_{CC} .
9	Q5	CML	Non-inverted Differential Output. Typically terminated with 50 Ω resistor to V_{CC} .
10	Q4	CML	Inverted Differential Output. Typically terminated with 50 Ω resistor to V_{CC} .
11	Q4	CML	Non-inverted Differential Output. Typically terminated with 50 Ω resistor to V_{CC} .
12	GND		Negative Supply Voltage
13	VCCO		Positive Supply Voltage for the pre-amplifier and output buffer
14	Q3	CML	Inverted Differential Output. Typically terminated with 50 Ω resistor to V_{CC} .
15	Q3	CML	Non-inverted Differential Output. Typically terminated with 50 Ω resistor to V_{CC} .
16	Q2	CML	Inverted Differential Output. Typically terminated with 50 Ω resistor to V_{CC} .
17	Q2	CML	Non-inverted Differential Output. Typically terminated with 50 Ω resistor to V_{CC} .
18	VCCO		Positive Supply Voltage for the pre-amplifier and output buffer
19	GND		Negative Supply Voltage
20	Q1	CML	Inverted Differential Output. Typically terminated with 50 Ω resistor to V_{CC} .
21	Q1	CML	Non-inverted Differential Output. Typically terminated with 50 Ω resistor to V_{CC} .
22	Q 0	CML	Inverted Differential Output. Typically terminated with 50 Ω resistor to V_{CC} .
23	Q0	CML	Non-inverted Differential Output. Typically terminated with 50 Ω resistor to V_{CC} .
24	GND		Negative Supply Voltage
-	EP	-	The Exposed Pad (EP) on the QFN-24 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is electrically connected to GND and is recommended to be electrically connected to GND on the PC board.

In the differential configuration when the input termination pin (VT) is connected to a common termination voltage or left open, and if no signal is applied on IN/IN, then the device will be susceptible to self-oscillation.
 All VCC, VCCO and GND pins must be externally connected to the same power supply voltage to guarantee proper device operation.

Table 3. ATTRIBUTES

Characteristics		Value		
ESD Protection Human Body Model Machine Model		> 4 kV > 200 V		
Moisture Sensitivity (Note 1)		Level 1		
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in		
Transistor Count		244		
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test				

^{1.} For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC} , V _{CCO}	Positive Power Supply	GND = 0 V		3.0	V
VI	Input Voltage	GND = 0 V		-0.5 to $V_{CC} + 0.5$	V
V _{INPP}	Differential Input Voltage IN-ĪN			1.89	V
I _{IN}	Input Current Through R _T (50 Ω Resistor)			±40	mA
I _{OUT}	Output Current Through R _T (50 Ω Resistor)			±40	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θЈА	Thermal Resistance (Junction-to-Ambient) (Note 1) TGSD 51-6 (2S2P Multilayer Test Board) with Filled Thermal Vias	0 lfpm 500 lfpm	QFN-24 QFN-24	37 32	°C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	QFN-24	11	°C/W
T _{sol}	Wave Solder (Pb-Free)			265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

^{1.} JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 5. DC CHARACTERISTICS – CML OUTPUT ($V_{CC} = V_{CCO} = 1.71 \text{ V}$ to 2.625 V; GND = 0 V $T_A = -40 ^{\circ}\text{C}$ to $85 ^{\circ}\text{C}$)

Symbol	Characteristic	Min	Тур	Max	Unit
POWER	SUPPLY CURRENT (Inputs and Outputs open)	•	•		
I _{CC}	Power Supply Current, Core Logic V _{CC} = 2.5V V _{CC} = 1.8V Power Supply Current, Outputs V _{CCO} = 2.5V V _{CCO} = 1.8V		100 85 180 150	115 95 200 175	mA
CML OU	TPUTS (Notes 1 and 2) (Figure 10)				
V _{OH}	Output HIGH Voltage V _{CCO} = 2.5 V V _{CCO} = 1.8 V	V _{CCO} – 40 2460 1760	V _{CCO} – 10 2490 1790	V _{CCO} 2500 1800	mV
V _{OL}	Output LOW Voltage V _{CCO} = 2.5V V _{CCO} = 2.5V V _{CCO} = 1.8V V _{CCO} = 1.8V	V _{CCO} - 600 1900 V _{CCO} - 525 1275	V _{CCO} – 500 2000 V _{CCO} – 425 1375	V _{CCO} - 400 2100 V _{CCO} - 300 1500	mV
DATA/CL	OCK INPUTS (IN, ĪN) (Note 3) (Figures 6 & 7)				
V_{IHD}	Differential Input HIGH Voltage	1100		V _{CC}	mV
V_{ILD}	Differential Input LOW Voltage	GND		V _{CC} – 100	mV
V_{ID}	Differential Input Voltage (V _{IHD} – V _{ILD})	100		1200	mV
I _{IH}	Input HIGH Current	-150	30	+150	μΑ
I _{IL}	Input LOW Current	-150	-40	+150	μΑ
CONTRO	DL INPUTS (EQEN)				
V _{IH}	Input HIGH Voltage	V _{CC} x 0.65		V _{CC}	mV
V_{IL}	Input LOW Voltage	GND		V _{CC} x 0.35	mV
I _{IH}	Input HIGH Current	-150	25	+150	μΑ
I _{IL}	Input LOW Current	-150	10	+150	μΑ
TERMINA	ATION RESISTORS				
R _{TIN}	Internal Input Termination Resistor	45	50	55	Ω
R _{TOUT}	Internal Output Termination Resistor	45	50	55	Ω

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.
 CML outputs loaded with 50 Ω to V_{CC} for proper operation.
 Input and output parameters vary 1:1 with V_{CC/}V_{CCO}.
 V_{IHD}, V_{ILD}, V_{ID} and V_{CMR} parameters must be complied with simultaneously.

Table 6. AC CHARACTERISTICS ($V_{CC} = V_{CCO} = 1.71 \text{ V to } 2.625 \text{ V}$; GND = 0 V T_A = -40° C to 85°C (Note 1))

Symbol	Characteristic	Min	Тур	Max	Unit
f _{DATA}	Maximum Operating Input Data Rate	10			Gbps
f _{MAX}	Maximum Input Clock Frequency V _{CC} = 2.5V V _{CC} = 1.8V	7.5 6.5			GHz
V _{OUTPP}	Output Voltage Amplitude EQEN = 0 or 1 $f_{in} \leq 5.0 \text{ GHz V}_{CC} = 2.5 \text{V}$ $f_{in} \leq 7.5 \text{ GHz V}_{CC} = 2.5 \text{V} \text{ (See Figures 4, Note 2)}$ $f_{in} \leq 5 \text{ GHz V}_{CC} = 1.8 \text{V}$ $f_{in} \leq 6.5 \text{ GHz V}_{CC} = 1.8 \text{V}$	275 225 225 200	440 360 360 315		mV
V _{CMR}	Input Common Mode Range (Differential Configuration, Note 3) (Figure 8)	1050		V _{CC} – 50	mV
t _{PLH} , t _{PHL}	Propagation Delay to Output Differential, IN/IN to Qn/Qn	170	225	315	ps
t _{PLH} TC	Propagation Delay Temperature Coefficient -40°C to +85°C		30		fs/°C
t _{DC}	Output Clock Duty Cycle	48	50	52	%
t _{SKEW}	Duty Cycle Skew (Note 4) Within Device Skew (Note 5) Device to Device Skew (Note 6)		0.15 10 20	1 25 40	ps
t _{JITTER}	Random Clock Jitter RJ(RMS), 1000 cycles (Note 7) EQEN = $1f_{in} \le 5.0$ GHz 5 GHz $\le f_{in} \le 7.5$ GHz		0.2 0.2	0.7 1.2	ps
	Deterministic Jitter (DJ) (Note 8) EQEN = 1, FR4 = 12", \leq 10 Gbps V_{CC} = 2.5 V V_{CC} = 1.8 V		3 3	40 20	
V _{INPP}	Input Voltage Swing (Differential Configuration) (Note 9) (Figure 6)	100		1200	mV
t _r , t _f	Output Rise/Fall Times Qn/Qn, (20%-80%)		30	65	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- Measured using a 400 mV source, 50% duty cycle 1GHz clock source. All outputs must be loaded with external 50 Ω to V_{CCO}. Input edge rates 40 ps (20% 80%).
- 2. Output voltage swing is a single ended measurement operating in differential mode.
- 3. V_{CMR} min varies 1:1 with GND, V_{CMR} max varies 1:1 with V_{CC}. The V_{CMR} range is referenced to the most positive side of the differential input signal.
- 4. Duty cycle skew is measured between differential outputs using the deviations of the sum of T_{pw^-} and T_{pw^+} @ 5 GHz.
- 5. Within device skew compares coincident edges.
- 6. Device to device skew is measured between outputs under identical transition
- 7. Additive CLOCK jitter with 50% duty cycle clock signal.
- 8. Additive Peak-to-Peak jitter with input NRZ data at PRBS23.
- 9. Input voltage swing is a single-ended measurement operating in differential mode, with minimum propagation change of 25 ps.




Figure 3. Output Voltage Amplitude (V_{OUTPP}) vs. Input Frequency (f_{in}) at Ambient Temperature (Typ), (EQEN = 0)





Figure 4. Input Structure






Figure 5. Differential Inputs Driven Differentially

Figure 6. AC Reference Measurement




Figure 7. V_{CMR} Diagram




Figure 8. Typical Termination for CML Output Driver and Device Evaluation




Figure 9. Typical CML Output Structure and Termination

Figure 10. Alternative Output Termination

APPLICATION INFORMATION




Figure 11. Typical NB7VQ1006 Equalizer Application and Interconnect with PRBS23 pattern at 7.0 Gbps




Figure 12. LVPECL Interface




Figure 13. LVDS Interface




Figure 14. Standard 50 Ω Load CML Interface





Figure 15. Capacitor-Coupled
Differential Interface
(VT Connected to External V_{REFAC})

^{*}V_REFAC bypassed to ground with a 0.01 μF capacitor





DATE 05 JUN 2012

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 114.5M, 1994.

 2 CONTROLLING DIMENSION: MILLIMETERS.

 3 DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.80	1.00		
A1	0.00	0.05		
A3	0.20	REF		
b	0.20 0.30			
D	4.00 BSC			
D2	2.70	2.90		
Е	4.00	BSC		
E2	2.70	2.90		
е	0.50 BSC			
L	0.30	0.50		
L1	0.05	0.15		

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code

= Assembly Location Α

= Wafer Lot L Υ = Year

W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

^For additional information on our Pb-Free strategy and soldering
details, please download the onsemi Soldering and Mounting
Techniques Reference Manual, SOLDERRM/D.

24X 0.32

DIMENSIONS: MILLIMETERS

	OEN24 4Y4 0 5D	Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DOCUMENT NUMBER:	98A0N11783D	Electronic versions are uncontrolled except when accessed directly from the Document Rep		

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves brisefin and of 160 m are trademarked so defined values of services and of the confined values and of the values of the confined values and of the values of the confined values and of the values of the v special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

PITCH

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales