# onsemi

## Quad D-Type Flip-Flop With Clear

## MM74HC175

## Description

The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity and low power consumption of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads. Information at the D inputs of the MM74HC175 is transferred to the Q and  $\overline{Q}$  outputs on the positive going edge of the clock pulse. Both true and complement outputs from each flip flop are externally available. All four flip-flops are controlled by a common clock and a common CLEAR. Clearing is accomplished by a negative pulse at the CLEAR input. All four Q outputs are cleared to a logical "0" and all four  $\overline{Q}$  outputs to a logical "1." The 74HC logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V<sub>CC</sub> and ground.

## Features

- Typical Propagation Delay: 15 ns
- Wide Operating Supply Voltage Range: 2–6 V
- Low Input Current: 1 µA Maximum
- Low Quiescent Supply Current: 160 µA Maximum (74HC)
- High Output Drive Current: 4 mA Minimum (74HC)
- These are Pb-Free Devices




Figure 1. Logic Diagram




CASE 751B




CASE 948F

## MARKING DIAGRAMS



## **CONNECTION DIAGRAM**



TRUTH TABLE

(Each Flip Flop)

	Outp	outs		
Clear	Clock	D	Q	Q
L	Х	Х	L	Н
Н	↑	Н	Н	L
Н	↑	L	L	Н
Н	L	Х	Q <sub>0</sub>	$\overline{Q}_0$

H = HIGH Level (steady state)

L = LOW Level (steady state)

X = Irrelevant

 $\uparrow$  = Transition from LOW-to-HIGH level

Q<sub>0</sub> = The level of Q before the indicated steady-state input conditions were established

### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 4 of this data sheet. NOTE: Some of the devices on this data sheet have been **DISCONTINUED**. Please refer to the table on page 4.

## ABSOLUTE MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	-0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage	–0.5 to V <sub>CC</sub> + 0.5	V
V <sub>OUT</sub>	DC Output Voltage	–0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IK</sub> , I <sub>OK</sub>	Clamp Diode Current	±20	mA
I <sub>OUT</sub>	DC Output Current, per Pin	±25	mA
I <sub>CC</sub>	DC V <sub>CC</sub> or GND Current, per Pin	±50	mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C
P <sub>D</sub>	Power Dissipation (Note 2) S. O. Package Only	600 500	mW
ΤL	Lead Temperature (Soldering 10 seconds)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality Unless otherwise specified all voltages are referenced to ground.
Power Dissipation temperature derating – plastic "N" package: 12 mW/°C from 65°C to 85°C.

## **RECOMMENDED OPERATIONG CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	Supply Voltage	2	6	V
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input or Output Voltage	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature Range	-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Times $V_{CC} = 2.0 V$ $V_{CC} = 4.5 V$ $V_{CC} = 6.0 V$	- - -	1000 500 400	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS (Note 3)

			Vcc	T <sub>A</sub> =	25°C	T <sub>A</sub> −40°C to 85°C	T <sub>A</sub> = −55°C to 125°C	
Symbol	Parameter	Conditions	(V)	Тур		Guaranteed L	imits	Unit
V <sub>IH</sub>	Minimum HIGH Level Input Voltage		2.0 4.5 6.0		1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V <sub>IL</sub>	Maximum LOW Level Input Voltage		2.0 4.5 6.0		0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V
V <sub>OH</sub>	Minimum HIGH Level Output Voltage	$V_{IN}$ = $V_{IH}$ or $V_{IL}$ $ I_{OUT}  \le 20 \ \mu A$	2.0 4.5 6.0	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$\begin{array}{l} V_{\text{IN}} = V_{\text{IH}} \text{ or } V_{\text{IL}} \\  I_{\text{OUT}}  \leq 4.0 \text{ mA} \\  I_{\text{OUT}}  \leq 5.2 \text{ mA} \end{array}$	4.5 6.0	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2	V
V <sub>OL</sub>	Maximum LOW Level Output Voltage	$V_{IN}$ = $V_{IH}$ or $V_{IL}$ $ I_{OUT}  \le 20 \ \mu A$	2.0 4.5 6.0	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$\begin{array}{l} V_{\text{IN}} = V_{\text{IH}} \text{ or } V_{\text{IL}} \\  I_{\text{OUT}}  \leq 4.0 \text{ mA} \\  I_{\text{OUT}}  \leq 5.2 \text{ mA} \end{array}$	4.5 6.0	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4	V

DC ELECTRICAL CHARACTERISTICS	(Note 3)	(continued)
-------------------------------	----------	-------------

			V <sub>cc</sub>	<b>T</b> <sub>A</sub> =	25°C	T <sub>A</sub> −40°C to 85°C	$T_A = -55^{\circ}C$ to $125^{\circ}C$	
Symbol	Parameter	Conditions	(Ň)	Тур		Guaranteed Li	mits	Unit
I <sub>IN</sub>	Maximum Input Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0	-	±0.1	±1.0	±1.0	μA
I <sub>CC</sub>	Maximum Quiescent Supply Current	V <sub>IN</sub> = V <sub>CC</sub> or GND I <sub>OUT</sub> = 0 μA	6.0	-	8	80	160	μΑ

3. For a power supply of 5 V  $\pm$ 10% the worst case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5 V. Thus the 4.5 V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5 V and 4.5 V respectively. (The V<sub>IH</sub> value at 5.5 V is 3.85 V.) The worst case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occur for CMOS at the higher voltage and so the 6.0 V values should be used.

AC ELECTRICAL CHARACTERISTICS (V <sub>CC</sub> = 5 V,	∕, T <sub>A</sub> = 25°C, CL = 15 pF, t <sub>r</sub> = t <sub>f</sub> = 6 ns)
---	---

Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Unit
f <sub>MAX</sub>	Maximum Operating Frequency		60	35	MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	PLH Maximum Propagation Delay, Clock to Q or $\overline{Q}$		15	25	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Reset to Q or $\overline{Q}$		13	21	ns
t <sub>REC</sub>	Minimum Removal Time, Clear to Clock		-	20	ns
t <sub>S</sub>	t <sub>S</sub> Minimum Setup Time, Data to Clock		-	20	ns
t <sub>H</sub>	Minimum Hold Time, Data from Clock		-	0	ns
t <sub>W</sub>	Minimum Pulse Width, Clock or Clear		10	16	ns

## AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 2.0 V to 6.0 V, $C_L$ = 50 pF, $t_r$ = $t_f$ = 6 ns unless otherwise specified)

			Vcc	T <sub>A</sub> =	25°C	T <sub>A</sub> −40°C to 85°C	T <sub>A</sub> = −55°C to 125°C	
Symbol	Parameter	Conditions	(V)	Тур		Guaranteed L	imits	Unit
f <sub>MAX</sub>	Maximum Operating Frequency		2.0 4.5 6.0	12 60 70	6 30 35	5 24 28	4 20 24	MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Clock to Q or Q		2.0 4.5 6.0	80 15 13	150 30 26	190 38 32	225 45 38	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Reset to Q or $\overline{Q}$		2.0 4.5 6.0	64 14 12	125 25 21	158 32 27	186 37 32	ns
t <sub>REM</sub>	Minimum Removal Time, Clear to Clock		2.0 4.5 6.0	- - -	100 20 17	125 25 21	150 30 25	ns
t <sub>S</sub>	Minimum Setup Time, Data to Clock		2.0 4.5 6.0	- - -	100 20 17	125 25 21	150 30 25	ns
t <sub>H</sub>	Minimum Hold Time, Data from Clock		2.0 4.5 6.0		0 0 0	0 0 0	0 0 0	ns
t <sub>W</sub>	Minimum Pulse Width, Clock or Clear		2.0 4.5 6.0	30 9 8	80 16 14	100 20 17	120 24 20	ns
t <sub>r,</sub> t <sub>f</sub>	Maximum Input Rise and Fall Time		2.0 4.5 6.0	- - -	1000 500 400	1000 500 400	1000 500 400	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Rise and Fall Time		2.0 4.5 6.0	30 9 8	75 15 13	95 19 16	110 22 19	ns

## MM74HC175

## AC ELECTRICAL CHARACTERISTICS ( $V_{CC}$ = 2.0 V to 6.0 V, $C_L$ = 50 pF, $t_r$ = $t_f$ = 6 ns unless otherwise specified)

			Vcc	T <sub>A</sub> =	25°C	T <sub>A</sub> −40°C to 85°C	$T_A = -55^{\circ}C$ to $125^{\circ}C$	
Symbol	Parameter	Conditions	(Ň)	Тур		Guaranteed Li	imits	Unit
C <sub>PD</sub>	Power Dissipation Capacitance (Note 4)	(per package)	-	150 - -	-	-		pF
C <sub>IN</sub>	Maximum Input Capacitance		-	5	10	10	10	pF

4.  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} V_{CC} f + I_{CC}$ .

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MM74HC175MX	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MM74HC175MTCX	TSSOP-16 (Pb-Free)	2500 Units / Tube

## **DISCONTINUED** (Note 5)

MM74HC175M SOIC-16 48 Units / Tube (Pb-Free) 48 Units / Tube	MM74HC175M	(Pb-Free)	48 Units / Tube
---	------------	-----------	-----------------

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

 DISCONTINUED: This device is not recommended for new design. Please contact your onsemi representative for information. The most current information on this device may be available on <u>www.onsemi.com</u>.



MILLIMETERS

NOM

1.55

0.18

1.37

0.42

0.22

9.90 BSC

MIN

1.35

0.10

1.25

0.35

0.19

DIM

А

Α1

A2

b

С

D

### SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

## DATE 18 OCT 2024

MAX

1.75

0.25


1.50


0.49


0.25


NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE & DIMENSION AT MAXIMUM MATERIAL CONDITION.











ECOMMENDED MOUNTING FOOTPRINT \*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D

DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1.27P		PAGE 1 OF 2		

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

## SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

## DATE 18 OCT 2024

## GENERIC MARKING DIAGRAM\*

16	A	H	A.	- A	- A	A	A.	Æ
		XX)						
		XX	XX	XX	XX	XX)	ΧX	x
	0			NĽ				
1	H	H	Н	Н	Н	Н	Н	Ъ

XXXXX = Specific Device Code

A = Assembly Location

- WL = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb-Free Package


\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:	
PIN 1.		PIN 1.		PIN 1.	COLLECTOR, DYE #1	PIN 1.	
2.		2.	ANODE	2.	BASE, #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	••••
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	
5.		5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3
6.		6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4
9.	BASE	9.	CATHODE	9.	COLLECTOR, #3	9.	BASE, #4
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4
11.	NO CONNECTION	11.	NO CONNECTION	11.	EMITTER, #3	11.	BASE, #3
12.	EMITTER	12.	CATHODE	12.	COLLECTOR, #3	12.	EMITTER, #3
13.	BASE	13.	CATHODE	13.	COLLECTOR, #4	13.	BASE, #2
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.	EMITTER, #2
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	BASE, #1
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STVLE 5		STVLE 6		STVLE 7			
STYLE 5: PIN 1	DRAIN DYE #1	STYLE 6: PIN 1	CATHODE	STYLE 7: PIN 1	SOURCE N-CH		
PIN 1.	DRAIN, DYE #1 DRAIN #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH	h	
PIN 1. 2.	DRAIN, #1	PIN 1. 2.	CATHODE	PIN 1. 2.	COMMON DRAIN (OUTPUT		
PIN 1. 2. 3.	DRAIN, #1 DRAIN, #2	PIN 1. 2. 3.	CATHODE CATHODE	PIN 1. 2. 3.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4.	DRAIN, #1 DRAIN, #2 DRAIN, #2	PIN 1. 2. 3. 4.	CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH	)	
PIN 1. 2. 3. 4. 5.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3	PIN 1. 2. 3. 4. 5.	CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT	)	
PIN 1. 2. 3. 4. 5. 6.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3	PIN 1. 2. 3. 4. 5. 6.	CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5. 6.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) )	
PIN 1. 2. 3. 4. 5. 6. 7.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4	PIN 1. 2. 3. 4. 5. 6. 7.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5. 6. 7.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #4 DRAIN, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5. 6. 7. 8.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH	) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH	) ) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT	) ) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. 11.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12. 13.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3 SOURCE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12. 13.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH	) ) ) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #2 SOURCE, #2	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) ) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12. 13.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3 SOURCE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. 11. 12. 13. 13. 14. 15.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12. 13.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) ) )	

DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	PAGE 2 OF 2			

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

# onsemi



\*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASH70247A Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1			
onsemi and OOSCMU are trademarks of Semiconductor Components Industries LLC dha onsemi or its subsidiaries in the United States and/or other countries onsemi reserves						

onsemi and OI ISCI III are trademarks or Semiconductor Components industries, LLC data onsemi or its subsidiaries in the United States and/or other countries. Onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights or the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>