# Quad Analog Switch/ Multiplexer/Demultiplexer with Separate Analog and Digital Power Supplies


# High-Performance Silicon-Gate CMOS

The MC74VHC4316 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF–channel leakage current. This bilateral switch/multiplexer/ demultiplexer controls analog and digital voltages that may vary across the full analog power–supply range (from  $V_{CC}$  to  $V_{EE}$ ).

The VHC4316 is similar in function to the metal-gate CMOS MC14016 and MC14066, and to the High-Speed CMOS HC4066A. Each device has four independent switches. The device control and Enable inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. The device has been designed so that the ON resistances ( $R_{ON}$ ) are much more linear over input voltage than  $R_{ON}$  of metal-gate CMOS analog switches. Logic-level translators are provided so that the On/Off Control and Enable logic-level voltages need only be  $V_{CC}$  and GND, while the switch is passing signals ranging between  $V_{CC}$  and  $V_{EE}$ . When the Enable pin (active-low) is high, all four analog switches are turned off.

#### Features

- Logic-Level Translator for On/Off Control and Enable Inputs
- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Diode Protection on All Inputs/Outputs
- Analog Power–Supply Voltage Range  $(V_{CC} V_{EE}) = 2.0$  to 12.0 V
- Digital (Control) Power–Supply Voltage Range (V<sub>CC</sub> – GND) = 2.0 V to 6.0 V, Independent of V<sub>EE</sub>
- Improved Linearity of ON Resistance
- Chip Complexity: 66 FETs or 16.5 Equivalent Gates
- These Devices are Pb-Free and are RoHS Compliant



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74VHC4316DG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74VHC4316DR2G	SOIC-16 (Pb-Free)	2500/Tape&Reel
MC74VHC4316DTG	TSSOP16 (Pb-Free)	96 Units / Rail
MC74VHC4316DTR2G	TSSOP16 (Pb-Free)	2500/Tape&Reel

+ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

X <sub>A</sub> [	1●	16	] v <sub>cc</sub>
Y <sub>A</sub> [	2	15	A ON/OFF CONTROL
Y <sub>B</sub> [	3	14	D ON/OFF
X <sub>B</sub> [	4	13	X <sub>D</sub>
B ON/OFF CONTROL	5	12	] Y <sub>D</sub>
C ON/OFF CONTROL	6	11	] Y <sub>C</sub>
ENABLE	7	10	] X <sub>C</sub>
GND [	8	9	I V <sub>EE</sub>

#### FUNCTION TABLE

Inpu	State of Analog	
Enable	Enable On/Off Control	
L L H	H L X	On Off Off

X = Don't Care.

#### Figure 1. Pin Assignment




Figure 2. Logic Diagram

#### MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Positive DC Supply Voltage (Ref. to GND) (Ref. to V <sub>EE</sub> )	- 0.5 to + 7.0 - 0.5 to + 14.0	V
V <sub>EE</sub>	Negative DC Supply Voltage (Ref. to GND)	- 7.0 to + 0.5	V
V <sub>IS</sub>	Analog Input Voltage	V <sub>EE</sub> - 0.5 to V <sub>CC</sub> + 0.5	V
V <sub>in</sub>	DC Input Voltage (Ref. to GND)	$-0.5$ to $V_{CC}$ + 0.5	V
I	DC Current Into or Out of Any Pin	± 25	mA
PD	Power Dissipation in Still Air SOIC Package* TSSOP Package*	500 450	mW
T <sub>stg</sub>	Storage Temperature	– 65 to + 150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds (SOIC or TSSOP Package)	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

\*Derating – SOIC Package: – 7 mW/°C from 65° to 125°C

TSSOP Package: - 6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D).

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	Positive DC Supply Voltage (Ref. to GND)	2.0	6.0	V
$V_{EE}$	Negative DC Supply Voltage (Ref. to GND)	- 6.0	GND	V
VIS	Analog Input Voltage	$V_{EE}$	V <sub>CC</sub>	V
V <sub>in</sub>	Digital Input Voltage (Ref. to GND)	GND	V <sub>CC</sub>	V
V <sub>IO</sub> *	Static or Dynamic Voltage Across Switch	-	1.2	V
T <sub>A</sub>	Operating Temperature, All Package Types	- 55	+ 125	°C
t <sub>r</sub> , t <sub>f</sub>		0 0 0	1000 600 500 400	ns

\*For voltage drops across the switch greater than 1.2 V (switch on), excessive V<sub>CC</sub> current may be drawn; i.e., the current out of the switch may contain both V<sub>CC</sub> and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

					Gu	Guaranteed Limit		
Symbol	Parameter	Test Condi	tions	v <sub>cc</sub> v	– 55 to 25°C	≤ <b>85</b> °C	≤ 125°C	Unit
V <sub>IH</sub>	Minimum High-Level Voltage, Control or Enable Inputs	R <sub>on</sub> = Per Spec		2.0 3.0 4.5 6.0	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	V
V <sub>IL</sub>	Maximum Low-Level Voltage, Control or Enable Inputs	R <sub>on</sub> = Per Spec		2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
l <sub>in</sub>	Maximum Input Leakage Current, Control or Enable Inputs	$\begin{array}{l} V_{in} = V_{CC} \text{ or GND} \\ V_{EE} = - \ 6.0 \ V \end{array}$		6.0	± 0.1	± 1.0	± 1.0	μA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $V_{IO} = 0$ V	$V_{EE} = GND$ $V_{EE} = -6.0$	6.0 6.0	2 4	20 40	40 160	μA

#### **DC ELECTRICAL CHARACTERISTICS** Digital Section (Voltages Referenced to GND) $V_{EE}$ = GND Except Where Noted

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D).

					Gu	aranteed Li	mit	
Symbol	Parameter	Test Conditions	v <sub>cc</sub> v	V <sub>EE</sub> V	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
R <sub>on</sub>	Maximum "ON" Resistance	$\begin{array}{l} V_{in} = V_{IH} \\ V_{IS} = V_{CC} \text{ to } V_{EE} \\ I_S \leq 2.0 \text{ mA} \end{array}$	2.0* 4 5 4.5 6.0	0.0 0.0 - 4.5 - 6.0	- 160 90 90	- 200 110 110	- 240 130 130	Ω
		$ \begin{array}{l} V_{in} = V_{IH} \\ V_{IS} = V_{CC} \text{ or } V_{EE} \text{ (Endpoints)} \\ I_S \leq 2.0 \text{ mA} \end{array} $	2.0 4.5 4.5 6.0	0.0 0.0 - 4.5 - 6.0	- 90 70 70	- 115 90 90	- 140 105 105	
ΔR <sub>on</sub>	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$ \begin{array}{l} V_{in} = V_{IH} \\ V_{IS} = 1/2 \; (V_{CC} - V_{EE}) \\ I_{S} \leq 2.0 \; \text{mA} \end{array} $	2.0 4.5 4.5 6.0	0.0 0.0 - 4.5 - 6.0	- 20 15 15	- 25 20 20	- 30 25 25	Ω
I <sub>off</sub>	Maximum Off-Channel Leakage Current, Any One Channel	$V_{in} = V_{IL}$ $V_{IO} = V_{CC}$ or $V_{EE}$ Switch Off (Figure 3)	6.0	- 6.0	0.1	0.5	1.0	μΑ
I <sub>on</sub>	Maximum On-Channel Leakage Current, Any One Channel	$V_{in} = V_{IH}$ $V_{IS} = V_{CC}$ or $V_{EE}$ (Figure 4)	6.0	- 6.0	0.1	0.5	1.0	μΑ

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D).

\*At supply voltage (V<sub>CC</sub> – V<sub>EE</sub>) approaching 2.0 V the analog switch–on resistance becomes extremely non–linear. Therefore, for low–voltage operation, it is recommended that these devices only be used to control digital signals.

#### AC ELECTRICAL CHARACTERISTICS (C<sub>L</sub> = 50 pF, Control or Enable $t_r = t_f = 6$ ns, $V_{EE} = GND$ )

			Gu	Guaranteed Limit		
Symbol	Parameter	v <sub>cc</sub> v	– 55 to 25°C	≤ <b>85</b> °C	≤ 125°C	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Analog Input to Analog Output (Figures 8 and 9)	2.0 4.5 6.0	40 6 5	50 8 7	60 9 8	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Propagation Delay, Control or Enable to Analog Output (Figures 10 and 11)	2.0 4.5 6.0	130 40 30	160 50 40	200 60 50	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Propagation Delay, Control or Enable to Analog Output (Figures 10 and 11)	2.0 4.5 6.0	140 40 30	175 50 40	250 60 50	ns
С	Maximum Capacitance ON/OFF Control and Enable Inputs	-	10	10	10	pF
	Control Input = GND Analog I/O Feedthrough		35 1.0	35 1.0	35 1.0	

For propagation delays with loads other than 50 pF, see Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D).
Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D).

Т

		Typical @ 25°C, $V_{CC}$ = 5.0 V					
C <sub>PD</sub>	Power Dissipation Capacitance (Per Switch) (Figure 13)*	15	pF				
*Used to d	*Used to determine the no-load dynamic power consumption: $P_{\rm D} = C_{\rm PD} V_{\rm CC}^2 f + I_{\rm CC} V_{\rm CC}$ . For load considerations, see Chapter 2of the						

f + I<sub>CC</sub> V<sub>CC</sub> PD ACC. ON Semiconductor High-Speed CMOS Data Book (DL129/D).

#### ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

Г

Symbol	Parameter	Test Conditions	v <sub>cc</sub> v	V <sub>EE</sub> V	Limit* 25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 5)	$ \begin{array}{l} f_{in} = 1 \mbox{ MHz Sine Wave} \\ \mbox{Adjust } f_{in} \mbox{ Voltage to Obtain 0 dBm at } V_{OS} \\ \mbox{Increase } f_{in} \mbox{ Frequency Until dB Meter} \\ \mbox{Reads} - 3 \mbox{ dB } \\ \end{array} \\ \begin{array}{l} R_L = 50 \ \Omega, \ C_L = 10 \ pF \end{array} $	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	150 160 160	MHz
_	Off-Channel Feedthrough Isolation (Figure 6)		2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 50 - 50 - 50	dB
		$f_{in}$ = 1.0 MHz, $R_L$ = 50 $\Omega$ , $C_L$ = 10 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 40 - 40 - 40	
-	Feedthrough Noise, Control to Switch (Figure 7)	$ \begin{array}{l} V_{in} \leq \mbox{ 1 MHz Square Wave } (t_r = t_f = 6 \mbox{ ns}) \\ \mbox{Adjust } R_L \mbox{ at Setup so that } I_S = 0 \mbox{ A} \\ R_L = 600 \ \Omega, \ C_L = 50 \mbox{ pF} \end{array} $	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	60 130 200	mV <sub>PP</sub>
		$R_L$ = 10 kΩ, $C_L$ = 10 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	30 65 100	
-	Crosstalk Between Any Two Switches (Figure 12)		2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 70 - 70 - 70	dB
		$f_{in}$ = 1.0 MHz, $R_L$ = 50 $\Omega$ , $C_L$ = 10 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 80 - 80 - 80	
THD	Total Harmonic Distortion (Figure 14)	$\label{eq:fin} \begin{array}{l} f_{in} = 1 \ kHz, \ R_L = 10 \ k\Omega, \ C_L = 50 \ pF \\ THD = THD_{Measured} - THD_{Source} \\ V_{IS} = 4.0 \ V_{PP} \ sine \ wave \\ V_{IS} = 8.0 \ V_{PP} \ sine \ wave \\ V_{IS} = 11.0 \ V_{PP} \ sine \ wave \end{array}$	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	0.10 0.06 0.04	%

\*Limits not tested. Determined by design and verified by qualification.




Figure 1. On Resistance Test Set-Up







Figure 2. Maximum Off Channel Leakage Current, Any One Channel, Test Set–Up









\*Includes all probe and jig capacitance.


#### Figure 4. Maximum On–Channel Bandwidth Test Set–Up



\*Includes all probe and jig capacitance.


Figure 5. Off-Channel Feedthrough Isolation, Test Set-Up








\*Includes all probe and jig capacitance.





\*Includes all probe and jig capacitance.

Figure 8. Propagation Delay Test Set-Up





Figure 9. Propagation Delay, ON/OFF Control to Analog Out



\*Includes all probe and jig capacitance.

#### Figure 10. Propagation Delay Test Set-Up






Figure 12. Power Dissipation Capacitance Test Set–Up



\*Includes all probe and jig capacitance.

#### Figure 11. Crosstalk Between Any Two Switches, Test Set–Up (Adjacent Channels Used)



\*Includes all probe and jig capacitance.

Figure 13. Total Harmonic Distortion, Test Set-Up

#### **APPLICATIONS INFORMATION**




Figure 14. Plot, Harmonic Distortion

The Enable and Control pins should be at  $V_{CC}$  or GND logic levels,  $V_{CC}$  being recognized as logic high and GND being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to  $V_{CC}$  or  $V_{EE}$  through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages  $V_{CC}$  and  $V_{EE}$ . The positive peak analog voltage should not exceed  $V_{CC}$ . Similarly, the negative peak analog voltage should not go below  $V_{EE}$ . In the example below, the difference between  $V_{CC}$  and  $V_{EE}$  is 12 V.

Therefore, using the configuration in Figure 15, a maximum analog signal of twelve volts peak-to-peak can be controlled.

When voltage transients above  $V_{CC}$  and/or below  $V_{EE}$  are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 16. These diodes should be small signal, fast turn-on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with MOSORBs (MOSORB<sup>TM</sup> is an acronym for high current surge protectors). MOSORBs are fast turn-on devices ideally suited for precise dc protection with no inherent wear out mechanism.




Figure 15.








Figure 16. Transient Suppressor Application




















MOSORB is a trademark of Semiconductor Components Industries, LLC (SCILLC).







#### SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L


#### DATE 29 MAY 2024

NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION.







MILLIMETERS					
DIM	MIN	NOM	МАХ		
A	1.35	1.55	1.75		
A1	0.00	0.05	0.10		
A2	1.35	1.50	1.65		
b	0.35	0.42	0.49		
с	0.19	0.22	0.25		
D		9.90 BSC			
E		6.00 BSC			
E1		3.90 BSC			
е		1.27 BSC			
h	0.25		0.50		
Ĺ	0.40	0.83	1.25		
L1		1.05 REF			
Θ	0.		7'		
TOLERAN	TOLERANCE OF FORM AND POSITION				
aaa	0.10				
bbb	0.20				
ccc	0.10				
ddd	0.25				
eee		0.10			



DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1.27P		PAGE 1 OF 2		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

#### SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L

#### DATE 29 MAY 2024

#### GENERIC MARKING DIAGRAM\*

16	F	H	H	H.	Н	H.	H.	H
XXXXXXXXXXXXX								
		XX	XX	XX	XX	XX	XX	хI
	0				ΥW			
1	Η	Н	Н	H	Н	Н	Н	Ъ

XXXXX = Specific Device Code

A = Assembly Location

- WL = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb-Free Package


\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:		STYLE 2:		STYLE 3:	c	STYLE 4:	
PIN 1.	COLLECTOR	PIN 1.	CATHODE	PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE #1
	BASE	2.		2.	BASE, #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	,
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	
6.		6.	NO CONNECTION	6.	BASE. #2	6.	
7.	COLLECTOR		ANODE	7.	- ,	7.	
8.			CATHODE	8.	COLLECTOR. #2	8.	
	BASE		CATHODE		COLLECTOR, #3		BASE. #4
10.	EMITTER		ANODE	10.	, .	10.	- ,
11.	NO CONNECTION	11.	NO CONNECTION	11.		11.	
	EMITTER	12.	CATHODE	12.			EMITTER, #3
13.	BASE	13.	CATHODE	13.		13.	
14.	COLLECTOR	14.	NO CONNECTION	14.		14.	
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	BASE, #1
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STYLE 5:		STYLE 6:		STYLE 7:			
STYLE 5: PIN 1.	DRAIN, DYE #1	STYLE 6: PIN 1.	CATHODE	STYLE 7: PIN 1.	SOURCE N-CH		
	DRAIN, DYE #1 DRAIN, #1		CATHODE CATHODE		SOURCE N-CH COMMON DRAIN (OUTPUT)	)	
PIN 1.	,	PIN 1.		PIN 1.			
PIN 1. 2.	DRAIN, #1	PIN 1. 2.	CATHODE	PIN 1. 2.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3.	DRAIN, #1 DRAIN, #2	PIN 1. 2. 3.	CATHODE CATHODE	PIN 1. 2. 3.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4.	DRAIN, #1 DRAIN, #2 DRAIN, #2	PIN 1. 2. 3. 4.	CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH	)	
PIN 1. 2. 3. 4. 5.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3	PIN 1. 2. 3. 4. 5.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4. 5. 6.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5. 6.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH		
PIN 1. 2. 3. 4. 5. 6. 7.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH	) ) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8.	COMMON DRAIN (OUTPUT, COMMON DRAIN (OUTPUT, GATE P-CH COMMON DRAIN (OUTPUT, COMMON DRAIN (OUTPUT, COMMON DRAIN (OUTPUT, SOURCE P-CH SOURCE P-CH	) ) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. 11.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. 11.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3 GATE, #2	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #2 SOURCE, #2	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. 11. 12. 13. 14. 15.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3 SOURCE, #2 SOURCE, #1	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. 11. 12. 13. 14. 15.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. 11. 12. 13. 14. 15.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #2 SOURCE, #2	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		

DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1.27P		PAGE 2 OF 2	

onsemi and ONSEMI: are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

# onsemi



\*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASH70247A Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1			
onsemi and OOSOM) are trademarks of Semiconductor Components Industries LLC dha onsemi or its subsidiaries in the United States and/or other countries onsemi reserves						

the right to make changes without further notice to any products herein. **onsemi** reasering and consering on the subsidiaries in the onlined states and/or other countries. **Onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>