LC823450 ERRATA

Errata Silicon Errata for LC823450

2018–March–1

Introduction

This document lists silicon erratas, as well as features of the LC823450 that may be unexpected to the user.

This document refers to the silicon revisions listed in the table below.

Table 1.

Revision	MODEM Register
V0.1.0.0	0x0100

Issues

AudioBuffer May Not Be Cleared Normally

By the problem in the AudioBuffer, a problem such as a value written in not being readable definitely may occur in clear by AudioBuffer Clear Register (ABUFCLR). Because you can evade it by software, please refer to our person in charge.

Affected Revisions: V0.1.0.0

The Implementation of the Register of SysTick is Originally Different

As for NOREF bit, SKEW bit and TENMS bit of SysTick Calibration Value Register, implementation unlike the original intention is done. Specifically, please refer to the application note, "AND9625/D, System Functions User's Manual for LC823450 Software Development".

Affected Revisions: V0.1.0.0

The Data Are Read from DMB Area of LPDSP32 Has Problems

Because internal SRAM controller (Segment0 – Segment8) has a problem, when data are written in internal SRAM by Cortex[®]–M3/DMAC/USB2.0 Host and the data are read from the DMB of LPDSP32, the data which were written at last cannot be read correctly. It is necessary to perform dummy write once after having written in the last data to begin to read it correctly. Anything of Byte/Half Word/Word is enough for dummy write.

Affected Revisions: V0.1.0.0

exFAT File System Has Problems

• When the function such as findfirst, readdir and fstat is used, the problem that a file/directory stored using the letter except the alphanumeric character is not found in occurs. Because it can be evaded by a patch program, please refer to our person in charge.



ON Semiconductor®

www.onsemi.com

ERRATA

• When API to input in FullPath such as open, qopen and mkdir was used, the file/directory that top character string begins in "." cannot be appointed.

Affected Revisions: V0.1.0.0

USB2.0 Device Driver Has Problems

When Host is reconnected to be defective on USB Device driver with a built-in ROM code with having access to USB, it may not be recognized as an MSC drive by Host. When a USB boot is performed, please be careful. Please usually refer to our person in charge because it can be evaded by a patch program.

Affected Revisions: V0.1.0.0

The Data Are Read from AHB Shadow Area Has Problems Because internal SRAM controller (Segment0 -Segment8) has a problem, when data are written in internal SRAM of the original address by Cortex-M3/DMAC/ USB2.0 Host and the data are read from Shadow area by Cortex-M3/DMAC/USB2.0 Host, the data which were written at last cannot be read correctly. When data written in at Shadow area are begun to read from the original address, it is similar. In addition, it is similar when data are read and written between Shadow area which is located at address 0x0000 0000 when REMAP register was set 2'b01 and Shadow area which is located at address range 0x2000 0000 to 0x2017 FFFF or internal SRAM of the original addresses. It is necessary to perform dummy write once after having written in the last data or is not used Shadow area to begin to read it normally. Anything of Byte/Half Word/Word is enough for dummy write. When data are read and written between original address and Shadow area, the combinatorial table which occurs of the malfunction is as follows.

Table 2.

		Read		
		Shadow Area (REMAP = 2'b01) [0x0000_0000 ~ 0x0001_FFFF]	Original Address [0x0200_0000 \sim 0x0217_FFFF]	Shadow Area [0x2000_0000 ~ 0x2017_FFFF]
	Shadow Area (REMAP = 2'b01) [0x0000_0000 ~ 0x0001_FFFF]	Normally	Abnormally	Abnormally
Write	Original Address [0x0200_0000 \sim 0x0217_FFFF]	Abnormally	Normally	Abnormally
	Shadow Area [0x2000_0000 \sim 0x2017_FFFF]	Abnormally	Abnormally	Normally

Affected Revisions: V0.1.0.0

Writing to the LPDSP32 DMB Area Has Problems

Because internal SRAM controller (Segment0 – Segment8) has a problem, when data are written in internal SRAM of the LPDSP32 DMB area and data are read from Cortex–M3/DMAC/USB2.0 Host or DMA/PM area of LPDSP32, data written in may not be read normally. To evade malfunction, the data which were written in internal SRAM of the LPDSP32 DMB area must not be read from Cortex–M3/DMAC/USB2.0 Host or the LPDSP32 DMA/PM area.

Affected Revisions: V0.1.0.0

Write to the SDRAM area Has Problems

Because SDRAM controller has a problem, it may not be written the data correctly in some cases as shown below.

• When the write access with un-aligned to SDRAM by using Cortex-M3 or USB2.0 Host was executed, it may

Table 3

not be written the data correctly. Specifically, when the write access by Word with un–aligned (not aligned four Bytes unit) or by Half Word with un–aligned (not aligned two Bytes unit) was executed, it may not be written the data correctly. It is necessary to execute the write access with aligned.

• When the write access by Half Word or Byte to SDRAM by using DMIO of LPDSP32, USB2.0 Host or SWD (Cortex-M3) debugger was executed, it may not be written the data correctly. It is necessary to execute the write access by Word with aligned, or to transfer the data by using Cortex-M3 with aligned or DMAC via internal SRAM.

The combinational table of Host and write access which the bug occurs is follow:

		SDRAM Write					
		Word		Half Word		Byte	
		Aligned	Un-aligned	Aligned	Un-aligned	Aligned	
Host	Cortex-M3 Core0	Normally	Abnormally	Normally	Abnormally	Normally	
	Cortex-M3 Core1	Normally	Abnormally	Normally	Abnormally	Normally	
	LPDSP32	Normally	– (Note 1)	Abnormally	– (Note 1)	Abnormally	
	DMAC	Normally	– (Note 1)	Normally	– (Note 1)	Normally	
	USB2.0 Host	Normally	Abnormally	Abnormally	Abnormally	Abnormally	
	Cortex-M3 Debugger	Normally	– (Note 2)	Abnormally	– (Note 2)	Abnormally	

1. Un-aligned access is inhibited.

2. Un-aligned access is not supported.

Affected Revisions: V0.1.0.0

LC823450 ERRATA

Cortex is a registered trademark of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All other brand names and product names appearing in this document are registered trademarks or trademarks of their respective holders.

ON Semiconductor and ware trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative