

Is Now Part of



# **ON Semiconductor®**

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note. As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to Fairchild <a href="guestions@onsemi.com">guestions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer




Data Sheet	May 2024	


# N-Channel UltraFET Power MOSFET 150 V, 43 A, 42 $m\Omega$

# **Packaging**

#### **JEDEC TO-220AB**



Symbol



#### **Features**

- Ultra Low On-Resistance
  - $r_{DS(ON)} = 0.042\Omega$ ,  $V_{GS} = 10V$
- Simulation Models
  - Temperature Compensated PSPICE® and SABER™ Electrical Models
  - Spice and SABER Thermal Impedance Models
  - www.fairchildsemi.com
- · Peak Current vs Pulse Width Curve
- UIS Rating Curve

## Ordering Information

PART NUMBER	PACKACE	BRAND
HUF75842P3	TO-22(AB	75842P

# **Absolute Maximum** Ratings $T_C = 25^{\circ}C$ , Unless Otherwise Specified

	HUF75842P3	UNITS
Drain to Source Voltage (Note 1)	150	V
Drain to Gate Voltage (R $_{SS}$ = 20k $\Omega$ ) (Note 1)	150	V
Gate to Source Voltage	±20	V
Drain Current Continuous ( $T_{C}=25^{\circ}C$ , $V_{GS}=10$ /) (Figure 2)		
Continuous ( $I_C = 25^{\circ}C$ , $V_{GS} = 1)$ V) (Figure 2)	43	A
Continuous ( $T_C$ = 100°C, $V_{GS}$ = 10V) (Figure 2)	30	Α
Pulsed Drain Current	Figure 4	
Pulsed Avalanche Rating	Figures 6, 14, 15	
Power Dissipation	230	W
Derate Above 25°C	1.53	W/oC
Operating and Storage Temperature	-55 to 175	°C
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10sT <sub>L</sub>	300	οС
Package Body for 10s, See Techbrief TB334	260	°C
NOTES		

## NOTES:

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Product reliability information can be found at http://www.fairchildsemi.com/products/discrete/reliability/index.html
For severe environments, see our Automotive HUFA series.

All Fairchild semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.

<sup>1.</sup>  $T_{.1} = 25^{\circ}C$  to  $150^{\circ}C$ .

# HUF75842P3

# **Electrical Specifications** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
OFF STATE SPECIFICATIONS						
Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	$I_D = 250\mu A$ , $V_{GS} = 0V$ (Figure 11)	150	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 140V, V <sub>GS</sub> = 0V	-	-	1	μΑ
		$V_{DS} = 135V, V_{GS} = 0V, T_{C} = 150^{\circ}C$	-	-	250	μΑ
Gate to Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±20V	-	-	±100	nA
ON STATE SPECIFICATIONS				I	1.	1.
Gate to Source Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = 250\mu$ A (Figure 10)	2	-	4	V
Drain to Source On Resistance	r <sub>DS(ON)</sub>	I <sub>D</sub> = 43A, V <sub>GS</sub> = 10V (Figure 9)	-	0.035	0.042	Ω
THERMAL SPECIFICATIONS						2
Thermal Resistance Junction to Case	$R_{\theta JC}$	TO-220		1.1	0.65	°C/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$		N	5/1/	62	oC/W
SWITCHING SPECIFICATIONS (VGS	= 10V)		2,			1.
Turn-On Time	tON	V <sub>DD</sub> = 75V, I <sub>D</sub> = 43A	20	- (	100	ns
Turn-On Delay Time	t <sub>d</sub> (ON)	$V_{GS} = 10 \text{ V},$ $R_{GS} = 3.9 \Omega$ (Figures 18, 19)	5	13	-	ns
Rise Time	t <sub>r</sub>		M	53	-	ns
Turn-Off Delay Time	t <sub>d</sub> (OFF)	WE! OU! C	1	47	-	ns
Fall Time	t <sub>f</sub>	Why to Mh	_	34	-	ns
Turn-Off Time	toff	(C) (C) (R)	-	-	120	ns
GATE CHARGE SPECIFICATIONS		SF 171 FO,				
Total Gate Charge	O <sub>g(TOT)</sub>	V <sub>CS</sub> = 0V to 20V V <sub>DD</sub> = 75V,	-	144	175	nC
Gate Charge at 10V	Q <sub>g(10)</sub>	$V_{GS} = 0V \text{ to } 10V$ $I_{D} = 43A,$ $I_{g(REF)} = 1.0\text{mA}$	-	77	90	nC
Threshold Gate Charge	C <sub>g</sub> (TH)	V <sub>GS</sub> = 0V to 2V (Figures 13, 16, 17)	-	5.6	6.7	nC
Gate to Source Gate Charge	Q <sub>gs</sub>		-	12	y/-	nC
Gate to Drain "Miller" Charge	Q <sub>gd</sub>		-	30	/ · -	nC
CAPACITATICE SPECIFICATIONS	217			У	•	•
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> = 25V, V <sub>GS</sub> = 0V,	-	2730	-	pF
Output Capacitance	C <sub>OSS</sub>	f = 1MHz (Figure 12)	-	660	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	230	_	pF

# **Source to Drain Diode Specifications**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V <sub>SD</sub>	I <sub>SD</sub> = 43A	-	-	1.25	V
		I <sub>SD</sub> = 22A	-	-	1.00	V
Reverse Recovery Time	t <sub>rr</sub>	$I_{SD} = 43A$ , $dI_{SD}/dt = 100A/\mu s$	-	-	190	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$I_{SD} = 43A$ , $dI_{SD}/dt = 100A/\mu s$	-	-	1.08	μC

©2001 Fairchild Semiconductor Corporation

# **Typical Performance Curves**




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. PEAK CURRENT CAPABILITY

©2001 Fairchild Semiconductor Corporation HUF75842P3 Rev. 3

# Typical Performance Curves (Continued)





FIGURE 5. FORWARD BIAS SAFE OPERATING AREA



NOTE: Refer to Fairchild Application Notes AN9321 and AN9322.

FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY




FIGURE 7. TRANSFER CHARACTERISTICS




FIGURE 8. SATURATION CHARACTERISTICS




FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE





FIGURE 10. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE

# Typical Performance Curves (Continued)







FIGURE 11. NORMALIZED DRAIN TO SOURCE BREAKDOWN **VOLTAGE vs JUNCTION TEMPERATURE** 

FIGURE 12. CAPACITANCE VS DRAIN TO SOURCE VOLTAGE



# Test Circuits and Waveforms




FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. GATE CHARGE TEST CIRCUIT




FIGURE 17. GATE CHARGE WAVEFORMS




FIGURE 18. SWITCHING TIME TEST CIRCUIT





FIGURE 19. SWITCHING TIME WAVEFORM

©2001 Fairchild Semiconductor Corporation

## **PSPICE Electrical Model**

.SUBCKT HUF75842 2 1 3; rev 13 October 1999

CA 12 8 4.10e-9 CB 15 14 4.10e-9 CIN 6 8 2.50e-9



NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.

## SABER Electrical Model

```
REV 13 October 1999
template huf75842 n2,n1,n3
electrical n2,n1,n3
var i iscl
d..model dbodymod = (is = 2.25e-12, cjo = 2.60e-9, tt = 1.22e-7, xti = 5, m = 0.55)
d..model dbreakmod = ()
d..model dplcapmod = (cjo = 3.30e-9, is = 1e-30, m = 0.82)
m..model mmedmod = (type=_{n}, vto = 3.20, kp = 6, is = 1e-30, tox = 1)
m..model mstrongmod = (type=_n, vto = 3.63, kp = 86, is = 1e-30, tox = 1)
m..model mweakmod = (type=_n, vto = 2.78, kp = 0.10, is = 1e-30, tox = 1)
                                                                                                                                     LDRAIN
sw_vcsp..model s1amod = (ron = 1e-5, roff = 0.1, von = -5.8, voff = -2.4)
                                                                                     DPLCAP
                                                                                                                                                DRAIN
sw_vcsp..model s1bmod = (ron =1e-5, roff = 0.1, von = -2.4, voff = -5.8)
                                                                                 10
sw_vcsp..model s2amod = (ron = 1e-5, roff = 0.1, von = -1.8, voff = 0.5)
                                                                                                                                    RLDRAIN
sw_vcsp..model s2bmod = (ron = 1e-5, roff = 0.1, von = 0.5, voff = -1.8)
                                                                                                  RSLC1
                                                                                                               RDBREAK
                                                                                                  51
c.ca n12 n8 = 4.10e-9
                                                                                   RSLC2 €
c.cb n15 n14 = 4.10e-9
                                                                                                                                     RDBODY
                                                                                                    ISCL
c.cin n6 n8 = 2.50e-9
                                                                                                                 DBREAK
d.dbody n7 n71 = model=dbodymod
                                                                                                  RDRAIN
d.dbreak n72 n11 = model=dbreakmod
                                                                               <u>6</u>
                                                                         ESG
d.dplcap n10 n5 = model=dplcapmod
                                                                                      EVTHRES
                                                                                                      16
                                                                                         19
8
                                                                                                                   WWEAK
i.it n8 n17 = 1
                                                     LGATE
                                                                       EVTEMP
                                                                                                                                     DBODY
                                                               RGATE
                                           GATE
                                                                          18
22
                                                                                                                   EBREAK
I.ldrain n2 n5 = 1e-9
                                                                                                            MED
                                                              9
                                                                      20
1.1gate n1 n9 = 4.86e-9
                                                                                                  ISTRO
                                                    RLGATE
l.lsource n3 n7 = 2.01e-9
                                                                                                                                     LSOURCE
                                                                                            CIN
                                                                                                                                                SOURCE
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
                                                                                                                  RSOURCE
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
                                                                                                                                   RLSOURCE
                                                                        S1A
res.rbreak n17 n18 = 1, tc1 = 1.02e-3, tc2 = 0
                                                                                                                       RBREAK
res.rdbody n71 n5 = 2.45e-3, tc1 = 2.70e-3, tc2 = 0
res.rdbreak n72 n5 = 6.50e-1, tc1 = 1.0e-3, tc2 = 1.0e-6
                                                                                                                                  RVTEMP
res.rdrain n50 n16 = 2.72e-2, tc1 = 9.40e-3, tc2 = 2.70e-5
                                                                        S<sub>1</sub>B
                                                                                    S2B
res.rgate n9 n20 = 0.73
                                                                                                                                  19
res.rldrain n2 n5 = 10
                                                                                                                 IT
                                                                                                                    (
res.rlgate n1 n9 = 48.6
                                                                                                                                    VBAT
res.rlsource n3 n7 = 20.1
res.rslc1 n5 n51 = 1e-6, tc1 = 4.10e-3, tc2
                                                                                                              8
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 3.58e-3, tc1 = 1e-3, tc2 = 1e-6
res.rvtemp n18 n19 = 1 tc1 = -2.85e-3, tc2 = 0.00e 7
res.rvthres n22 n8 = 1, tc1 = 2.57e-3, tc2 = 7.05e-6
                                                                                                                      RVTHRES
spe.ebreak n11 n7 n17 n18 = 157.5
spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evtemp n20 n5 n13 n22 = 1
spe.evthres n6 n21 n19 n8 = 1
sw_vcsp.s1a no n12 n13 n8 = model=s1amod
sw_vcco.s1o n13 n12 n13 n8 = model=s1omod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
equations {
i (n51->n50) +=iscl
iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/88))**3.5))
```

# SPICE Thermal Model JUNCTION th REV 13 October 1999 HUF75842T RTHERM1 CTHERM1 CTHERM1 th 6 5.20e-3 CTHERM2 6 5 2.40e-2 CTHERM3 5 4 2.00e-2 CTHERM4 4 3 1.80e-2 6 CTHERM5 3 2 2.40e-2 CTHERM6 2 tl 1.80e-1 RTHERM2 CTHERM2 DESIGN RTHERM1 th 6 1.00e-2 RTHERM2 6 5 2.00e-2 RTHERM3 5 4 6.40e-2 RTHERM4 4 3 1.00e-1 RTHERM5 3 2 1.56e-1 RTHERM6 2 tl 1.65e-1 CTHERM3 RTHERM3 SABER Thermal Model SABER thermal model HUF75842T template thermal\_model th tl thermal\_c th, tl HERM4 ctherm.ctherm1 th 6 = 5.20e-3ctherm.ctherm2 6.5 = 2.40e-2ctherm.ctherm3 5 4 = 2.00e-2 ctherm.ctherm4 4 3 = 1.80e-2 THIS DEVICE PLEASENTATIVE REPRESENTATIVE ctherm.ctherm5 3 2 = 2.40e-2CTHERM5 2 RTHERM6 CTHERM6 CASE



#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

(1)<sub>®</sub>

AccuPower<sup>T</sup> AX-CAP® BitSiC™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™

CTL™ Current Transfer Logic™ DEUXPEED® Dual Cool™ EcoSPARK®

EfficentMax™ ESBC™ Fairchild®

Fairchild Semiconductor® FACT Quiet Series™ FAST® FastvCore™ FETBench™ **FPS™** 

F-PFS™ FRFFT®

Global Power Resource<sup>SM</sup> GreenBridge™ Green FPŠ™ Green FPS™ e-Series™

G*max*™ GTO™ IntelliMAX™ ISOPLANAR™

Marking Small Speakers Sound Louder and Better™

MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ mWSaver®

OptoHiT™ OPTOLOGIC® OPTOPLANAR® PowerTrench® PowerXS™

Programmable Active Droop™

OFET OS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™

SmartMax™ SMART START™ Solutions for Your Success™ SPM<sup>®</sup>

STEALTH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SuperS SupreMO SyncFET™

SYSTEM ®\* TinyBoost<sup>®</sup> TinyBuck<sup>®</sup> TinyCalc™

Sync-Lock™

TinyLogic<sup>®</sup> TINYOPTO™ TinvPower™ TinyPWM™ TinyWire TranSiC™

TriFault Detect TRUECURRENT®\* uSerD

W **UHC®** Ultra FRFET UniFET VC.∕™ VisualMax™ VoltagePlus™ XST

\*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

DISCLAIMEN

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN NEITHER DOES TONVEY ANY LICENSE UNLIER TS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THERE IN MARKED CONTROL THESE. THEREIN, WHICH COVERS THESE PRODUC

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE
EXPRESS WRITTEN A PROVAL OF FAIRCHILD SEMICONDUCTOR COMPORATION.

As used here in

Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, (c) whose failure to perform when properly used in accordance with nstructions for use provided in the labeling, can be ressonably expected to result in a significant injury of the use.

K critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildserni.com, under Sales Support.
Counterfeiting of semi-conductor parts is a growing problem in the industry. All manufactures of semi-conductor products are experiencing counterfeiting of their

parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Feir child strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	et Identification Product Status Definition			
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production  Datasheet contains final specifications. Fairchild Semiconductor reserves the right make changes at any time without notice to improve the design.			
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev. 166



ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemni

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative