

# Power Switch for Half-Bridge Resonant Converters

# **FSFR2100**

#### Description

The FSFR2100 is a highly integrated power switch designed for high-efficiency half-bridge resonant converters. Offering everything necessary to build a reliable and robust resonant converter, the FSFR2100 simplifies designs and improves productivity, while improving performance. The FSFR2100 combines power MOSFETs with fast-recovery type body diodes, a high-side gate-drive circuit, an accurate current controlled oscillator, frequency limit circuit, soft-start, and built-in protection functions. The high-side gate-drive circuit has a common-mode noise cancellation capability, which guarantees stable operation with excellent noise immunity. The fast-recovery body diode of the MOSFETs improves reliability against abnormal operation conditions, while minimizing the effect of the reverse recovery. Using the zero-voltage-switching (ZVS) technique dramatically reduces the switching losses and efficiency is significantly improved. The ZVS also reduces the switching noise noticeably, which allows a small-sized Electromagnetic Interference (EMI) filter.


The FSFR2100 can be applied to various resonant converter topologies, such as: series resonant, parallel resonant, and LLC resonant converters.

### **Features**

- Variable Frequency Control with 50% Duty Cycle for Half-bridge Resonant Converter Topology
- High Efficiency through Zero Voltage Switching (ZVS)
- Internal SUPERFET®s with Fast–Recovery Type Body Diode (t<sub>rr</sub> =120 ns)
- Fixed Dead Time (350 ns) Optimized for MOSFETs
- Up to 300kHz Operating Frequency
- Pulse Skipping for Frequency Limit (Programmable) at Light–Load Condition
- Remote On/Off Control Using Control Pin
- Protection Functions: Over-Voltage Protection (OVP), Over-Load
   Protection (OLP), Over-Current Protection (OCP), Abnormal
   Over-Current Protection (AOCP), Internal Thermal Shutdown (TSD)

#### **Applications**

- PDP and LCD TVs
- Desktop PCs and Servers
- Adapters
- Telecom Power Supplies
- Audio Power Supplies



SIP9 26x10.5 CASE 127EM

#### MARKING DIAGRAM



\$Y = Logo

&Z = Assembly Plant Code &3 = 3-Digit Date Code

&K = 2-Digits Lot Run Traceability Code

FSFR2100 = Device Code

#### ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

#### **Related Resources**

- <u>AN-4151</u> Half-Bridge LLC Resonant Converter Design Using FSFR2100 Power Switch
- Evaluation Board: <u>FEBFSFR2100\_D015v1</u>

### **ORDERING INFORMATION**

Part Number	Package	Operating Junction Temperature	R <sub>DS(ON_MAX)</sub>	Maximum Output Power without Heatsink (V <sub>IN</sub> = 350~400 V) (Note 1, 2)	Maximum Output Power with Heatsink (V <sub>IN</sub> = 350~400 V) (Note 1, 2)	Shipping
FSFR2100	9-SIP	-40 to +130°C	0.38 Ω	200 W	450 W	475 Units / Tube

- 1. The junction temperature can limit the maximum output power.
- 2. Maximum practical continuous power in an open–frame design at 50°C ambient.

# **APPLICATION CIRCUIT DIAGRAM**




Figure 1. Typical Application Circuit (LLC Resonant Half-Bridge Converter)

### **BLOCK DIAGRAM**




Figure 2. Internal Block Diagram

# **PIN CONFIGURATION**




Figure 3. Package Diagram

# **PIN DESCRIPTION**

Pin No.	Symbol	Description				
1	$V_{DL}$	This is the drain of the high-side MOSFET, typically connected to the input DC link voltage.				
2	CON	This pin is for enable/disable and protection. When the voltage of this pin is above 0.6 V, the IC operation is When the voltage of this pin drops below 0.4 V, gate drive signals for both MOSFETs are disabled. When the of this pin increases above 5 V, protection is triggered.				
3	R <sub>T</sub>	This pin programs the switching frequency. Typically, an opto-coupler is connected to control the switching frequency for the output voltage regulation.				
4	CS	This pin senses the current flowing through the low-side MOSFET. Typically, negative voltage is applied on this pin.				
5	SG	This pin is the control ground.				
6	PG	This pin is the power ground. This pin is connected to the source of the low-side MOSFET.				
7	LV <sub>CC</sub>	This pin is the supply voltage of the control IC.				
8	NC	No connection.				
9	HV <sub>CC</sub>	This is the supply voltage of the high-side gate-drive circuit IC.				
10	$V_{CTR}$	This is the drain of the low-side MOSFET. Typically, a transformer is connected to this pin.				

# ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise specified)

Symbol	Parameter	Min	Max	Unit
V <sub>DS</sub>	Maximum Drain-to-Source Voltage (V <sub>DL</sub> -V <sub>CTR</sub> and V <sub>CTR</sub> -PG)		_	V
LV <sub>CC</sub>	Low-Side Supply Voltage	-0.3	25.0	V
HV <sub>CC</sub> to V <sub>CTR</sub>	High-Side V <sub>CC</sub> Pin to Low-Side Drain Voltage	-0.3	25.0	V
HV <sub>CC</sub>	High-Side Floating Supply Voltage	-0.3	625.0	V
V <sub>CON</sub>	Control Pin Input Voltage	-0.3	LV <sub>CC</sub>	V
V <sub>CS</sub>	Current-Sense (CS) Pin Input Voltage	-5.0	1.0	V
V <sub>RT</sub>	R <sub>T</sub> Pin Input Voltage	-0.3	5.0	V
dV <sub>CTR</sub> /dt	Allowable Low-Side MOSFET Drain Voltage Slew Rate	_	50	V/ns
P <sub>D</sub>	Total Power Dissipation (Note 3)	_	12	W
T <sub>J</sub>	Maximum Junction Temperature (Note 4)	-	+150	°C
	Recommended Operating Junction Temperature (Note 4)	-40	+130	
T <sub>STG</sub>	Storage Temperature Range	-55	+150	°C

#### **MOSFET SECTION**

$V_{DGR}$	Drain Gate Voltage ( $R_{GS} = 1 M\Omega$ )		600	-	V
V <sub>GS</sub>	Gate Source (GND) Voltage		-	±30	V
I <sub>DM</sub>	Drain Current Pulsed (Note 5)		-	33	Α
I <sub>D</sub>	Continuous Drain Current	T <sub>C</sub> = 25°C	-	11	Α
		T <sub>C</sub> = 100°C	_	7	

### PACKAGE SECTION

lorque Recommended Screw Torque 5~7 kgr	Torque	Recommended Screw Torque		kgf-cm
---	--------	--------------------------	--	--------

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 3. Per MOSFET when both MOSFETs are conducting.
- 4. The maximum value of the recommended operating junction temperature is limited by thermal shutdown.5. Pulse width is limited by maximum junction temperature.

# THERMAL IMPEDANCE (T<sub>A</sub> = 25°C unless otherwise specified)

Symbol	Parameter	Value	Unit
$\theta_{\sf JC}$	Junction-to-Case Center Thermal Impedance (Both MOSFETs Conducting)	10.44	°C/W
$\theta_{JA}$	Junction-to-Ambient Thermal Impedance	80	°C/W

# **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit			
MOSFET SE	MOSFET SECTION								
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	$I_D = 200 \mu A, T_A = 25^{\circ}C$	600	_	_	V			
		I <sub>D</sub> = 200 μA, T <sub>A</sub> = 125°C	-	650	_				
R <sub>DS(ON)</sub>	On-State Resistance	$V_{GS} = 10 \text{ V}, I_D = 5.5 \text{ A}$	_	0.32	0.38	Ω			
t <sub>rr</sub>	Body Diode Reverse Recovery Time (Note 6)	V <sub>GS</sub> = 0 V, I <sub>Diode</sub> = 11.0 A	-	120	-	ns			
C <sub>ISS</sub>	Input Capacitance (Note 6)	$V_{DS} = 25V$ , $V_{GS} = 0$ V, $f = 1.0$ MHz	_	1148	_	pF			
C <sub>OSS</sub>	Output Capacitance (Note 6)		_	671	_	pF			
SUPPLY SECTION									
I <sub>LK</sub>	Offset Supply Leakage Current	H-V <sub>CC</sub> = V <sub>CTR</sub> = 600 V/500 V	_	_	50	μΑ			
I <sub>Q</sub> HV <sub>CC</sub>	Quiescent HV <sub>CC</sub> Supply Current	(HV <sub>CC</sub> UV+) – 0.1 V	-	50	120	μА			
$I_{Q}LV_{CC}$	Quiescent LV <sub>CC</sub> Supply Current	(LV <sub>CC</sub> UV+) – 0.1 V	-	100	200	μΑ			

# **ELECTRICAL CHARACTERISTICS** ( $T_A = 25$ °C unless otherwise noted) (continued)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
SUPPLY SEC	CTION					
I <sub>O</sub> HV <sub>CC</sub>	Operating HV <sub>CC</sub> Supply Current (RMS Value)	$f_{OSC} = 100 \text{ kHz}, V_{CON} > 0.6 \text{ V}$	_	6	9	mA
		No Switching, V <sub>CON</sub> < 0.4 V	-	100	200	μΑ
I <sub>O</sub> LV <sub>CC</sub>	Operating LV <sub>CC</sub> Supply Current (RMS Value)	$f_{OSC} = 100 \text{ kHz}, V_{CON} > 0.6 \text{ V}$	-	7	11	mA
		No Switching, V <sub>CON</sub> < 0.4 V	-	2	4	mA
JVLO SECT	ION					
LV <sub>CC</sub> UV+	LV <sub>CC</sub> Supply Under-Voltage Positive-Going Threshold (LV <sub>CC</sub> Start)		13.0	14.5	16.0	V
LV <sub>CC</sub> UV-	LV <sub>CC</sub> Supply Under-Voltage Negative-Going Th	nreshold (LV <sub>CC</sub> Stop)	10.2	11.3	12.4	V
LV <sub>CC</sub> UVH	LV <sub>CC</sub> Supply Under–Voltage Hysteresis		_	3.2	_	V
HV <sub>CC</sub> UV+	HV <sub>CC</sub> Supply Under–Voltage Positive–Going Threshold (HV <sub>CC</sub> Start)		8.2	9.2	10.2	V
HV <sub>CC</sub> UV-	HV <sub>CC</sub> Supply Under–Voltage Negative–Going Threshold (HV <sub>CC</sub> Stop)		7.8	8.7	9.6	V
HV <sub>CC</sub> UVH	HV <sub>CC</sub> Supply Under-Voltage Hysteresis		_	0.5	_	V
OSCILLATO	R & FEEDBACK SECTION					
V <sub>CONDIS</sub>	Control Pin Disable Threshold Voltage		0.36	0.40	0.44	V
V <sub>CONEN</sub>	Control Pin Enable Threshold Voltage		0.54	0.60	0.66	V
V <sub>RT</sub>	V-I Converter Threshold Voltage	$R_T = 5.2 \text{ K}\Omega$	1.5	2.0	2.5	V
f <sub>OSC</sub>	Output Oscillation Frequency		94	100	106	kHz
DC	Output Duty Cycle		48	50	52	%
f <sub>SS</sub>	Internal Soft-Start Initial Frequency	$f_{SS} = f_{OSC} + 40 \text{ kHz}, R_T = 5.2 \text{ k}\Omega$	-	140	_	kHz
t <sub>SS</sub>	Internal Soft-Start Time		2	3	4	ms
ROTECTIO	N SECTION					
I <sub>OLP</sub>	OLP Delay Current	V <sub>CON</sub> = 4 V	3.6	4.8	6.0	μА
V <sub>OLP</sub>	OLP Protection Voltage	V <sub>CON</sub> > 3.5 V	4.5	5.0	5.5	V
V <sub>OVP</sub>	LV <sub>CC</sub> Over–Voltage Protection	L-V <sub>CC</sub> > 21 V	21	23	25	V
V <sub>AOCP</sub>	AOCP Threshold Voltage	$\Delta V/\Delta t = -0.1 V/\mu s$	-1.0	-0.9	-0.8	V
t <sub>BAO</sub>	AOCP Blanking Time (Note 6)	$V_{CS} < V_{AOCP}$ ; $\Delta V/\Delta t = -0.1 \text{ V/}\mu\text{s}$	_	50	_	ns
V <sub>OCP</sub>	OCP Threshold Voltage	$V/\Delta t = -1 \ V/\mu s$	-0.64	-0.58	-0.52	V
t <sub>BO</sub>	OCP Blanking Time (Note 6)	$V_{CS} < V_{OCP}$ ; $\Delta V/\Delta t = -1 V/\mu s$	1.0	1.5	2.0	μs
t <sub>DA</sub>	Delay Time (Low Side) Detecting from V <sub>AOCP</sub> to Switch Off (Note 6)	$\Delta V/\Delta t = -1 \ V/\mu s$	-	250	400	ns
T <sub>SD</sub>	Thermal Shutdown Temperature (Note 6)		110	130	150	°C
I <sub>SU</sub>	Protection Latch Sustain LV <sub>CC</sub> Supply Current	LV <sub>CC</sub> = 7.5 V	_	100	150	μΑ
V <sub>PRSET</sub>	Protection Latch Reset LV <sub>CC</sub> Supply Voltage		5	-	-	V
	CONTROL SECTION					
D <sub>T</sub>	Dead Time (Note 7)		_	350		ns


performance may not be indicated by the Electrical Characteristics if operated under different conditions.

6. This parameter, although guaranteed, is not tested in production.

7. These parameters, although guaranteed, are tested only in EDS (wafer test) process.

### **TYPICAL PERFORMANCE CHARACTERISTICS**


(These characteristic graphs are normalized at  $T_A = 25^{\circ}C$ )



1.1 0.95 0.95 0.95 0.95 0.95 0.95 0.96 Temp (°C)

Figure 4. Low-Side MOSFET Duty Cycle vs. Temperature

Figure 5. Switching Frequency vs. Temperature







Figure 6. High–Side  $V_{CC}$  (HV<sub>CC</sub>) Start vs. Temperature

Figure 7. High–Side  $V_{CC}$  (HV<sub>CC</sub>) Stop vs. Temperature







Figure 8. Low–Side  $V_{CC}$  (LV $_{CC}$ ) Start vs. Temperature

Figure 9. Low-Side V<sub>CC</sub> (LV<sub>CC</sub>) Stop vs. Temperature

### TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


(These characteristic graphs are normalized at  $T_A = 25^{\circ}C$ )



1.1 0.95 0.95 0.95 0.95 0.95 0.95 0.95 0.95 0.95 0.96 0.95

Figure 10. OLP Delay Current vs. Temperature

Figure 11. OLP Protection Voltage vs. Temperature







Figure 12. LV<sub>CC</sub> OVP Voltage vs. Temperature

Figure 13. R<sub>T</sub> Voltage vs. Temperature






Figure 14. CON Pin Enable Voltage vs. Temperature

Figure 15. OCP Voltage vs. Temperature

#### **FUNCTIONAL DESCRIPTION**

### **Basic Operation**

FSFR2100 is designed to drive high-side and low-side MOSFETs complementarily with 50% duty cycle. A fixed dead time of 350 ns is introduced between consecutive transitions, as shown in Figure 16.




Figure 16. MOSFETs Gate Drive Signal

#### **Internal Oscillator**

FSFR2100 employs a current–controlled oscillator, as shown in Figure 17. Internally, the voltage of  $R_T$  pin is regulated at 2 V and the charging/discharging current for the oscillator capacitor,  $C_T$ , is obtained by copying the current flowing out of  $R_T$  pin ( $I_{CTC}$ ) using a current mirror. Therefore, the switching frequency increases as  $I_{CTC}$  increases.




Figure 17. Current-Controlled Oscillator

### **Frequency Setting**

Figure 18 shows a typical voltage gain curve of a resonant converter, where the gain is inversely proportional to the switching frequency in the ZVS region. The output voltage can be regulated by modulating the switching frequency. Figure 19 shows the typical circuit configuration for R<sub>T</sub> pin, where the opto–coupler transistor is connected to the R<sub>T</sub> pin to modulate the switching frequency.




Figure 18. Resonant Converter Typical Gain Curve




Figure 19. Frequency Control Circuit

The minimum switching frequency is determined as:

$$f^{min} = \frac{5.2 \text{ k}\Omega}{\text{R}_{min}} \times 100 \text{ (kHz)} \tag{eq. 1}$$

Assuming the saturation voltage of opto-coupler transistor is 0.2 V, the maximum switching frequency is determined as:

$$f^{\text{max}} = \left(\frac{5.2 \text{ k}\Omega}{\text{R}_{\text{min}}} + \frac{4.68 \text{ k}\Omega}{\text{R}_{\text{max}}}\right) \times 100 \text{ (kHz)} \tag{eq. 2}$$

To prevent excessive inrush current and overshoot of output voltage during startup, increase the voltage gain of the resonant converter progressively. Since the voltage gain of the resonant converter is inversely proportional to the switching frequency, the soft–start is implemented by sweeping down the switching frequency from an initial high frequency (*f* <sup>ISS</sup>) until the output voltage is established. The soft–start circuit is made by connecting R–C series network on the R<sub>T</sub> pin, as shown in Figure 19. FSFR2100 also has an internal soft–start for 3 ms to reduce the current overshoot during the initial cycles, which adds 40 kHz to the initial frequency of the external soft–start circuit, as shown in Figure 20. The initial frequency of the soft–start is given as:

$$\label{eq:fiss} f^{ISS} = \left(\frac{5.2 \text{ k}\Omega}{\text{R}_{\text{min}}} + \frac{5.2 \text{ k}\Omega}{\text{R}_{\text{SS}}}\right) \times 100 + 40 \text{ (kHz)} \tag{eq. 3}$$

It is typical to set the initial frequency of soft-start twothree times the resonant frequency  $(f_O)$  of the resonant network.

The soft-start time is three to four times of the RC time constant. The RC time constant is as follows:

$$T_{SS} = R_{SS} \cdot C_{SS}$$
 (eq. 4)




Figure 20. Frequency Sweeping of Soft-start

#### **Control Pin**

The FSFR2100 has a control pin for protection, cycle skipping, and remote on/off. Figure 21 shows the internal block diagram for control pin.




Figure 21. Internal Block of Control Pin

#### Protection

When the control pin voltage exceeds 5 V, protection is triggered. Detailed applications are described in the protection section.

#### Pulse Skipping

FSFR2100 stops switching when the control pin voltage drops below 0.4 V and resumes switching when the control pin voltage rises above 0.6 V. To use pulse–skipping, the control pin should be connected to the opto–coupler collector pin. The frequency that causes pulse skipping is given as:

$$f^{SKIP} = \left(\frac{5.2 \text{ k}\Omega}{\text{R}_{min}} + \frac{4.16 \text{ k}\Omega}{\text{R}_{max}}\right) \times 100 \text{ (kHz)} \tag{eq. 5}$$




Figure 22. Control Pin Configuration for Pulse Skipping

#### Remote On / Off

When an auxiliary power supply is used for standby, the main power stage using FSFR2100 can be shut down by pulling down the control pin voltage, as shown in Figure 23. R1 and C1 are used to ensure soft–start when switching resumes.




Figure 23. Remote On / Off Circuit

### **Current Sensing**

Current Sensing Using Resistor

FSFR2100 senses drain current as a negative voltage, as shown in Figure 24 and Figure 25. Half-wave sensing allows low power dissipation in the sensing resistor, while full-wave sensing has less switching noise in the sensing signal.




Figure 24. Half-Wave Sensing




Figure 25. Full-Wave Sensing

Current Sensing Using Resonant Capacitor Voltage

For high–power applications, current sensing using a resistor may not be available due to the severe power dissipation in the resistor. In that case, indirect current sensing using the resonant capacitor voltage can be a good alternative because the amplitude of the resonant capacitor voltage ( $V_{cr}^{p-p}$ ) is proportional to the resonant current in the primary side ( $I_p^{p-p}$ ) as:

$$V_{Cr}^{p-p} = \frac{I_p^{p-p}}{2\pi f_s C_r}$$
 (eq. 6)

To minimize power dissipation, a capacitive voltage divider is generally used for capacitor voltage sensing, as shown in Figure 26.




Figure 26. Current Sensing Using Resonant Capacitor Voltage

### **Protection Circuits**

The FSFR2100 has several self-protective functions, such as Overload Protection (OLP), Over-Current Protection (OCP), Abnormal Over-Current Protection (AOCP), Over-Voltage Protection (OVP), and Thermal Shutdown (TSD). OLP, OCP, and OVP are auto-restart mode protections; while AOCP and TSD are latch-mode protections, as shown in Figure 27.

# Auto-restart Mode Protection

Once a fault condition is detected, switching is terminated and the MOSFETs remain off. When LV $_{CC}$  falls to the LV $_{CC}$  stop voltage of 11.3 V, the protection is reset. The power switch resumes normal operation when LV $_{CC}$  reaches the start voltage of 14.5 V.

#### Latch-Mode Protection

Once this protection is triggered, switching is terminated and the MOSFETs remain off. The latch is reset only when LV<sub>CC</sub> is discharged below 5 V.




Figure 27. Protection Blocks

#### Over-Current Protection (OCP)

When the sensing pin voltage drops below -0.58 V, OCP is triggered and the MOSFETs remain off. This protection has a shutdown time delay of 1.5  $\mu$ s to prevent premature shutdown during startup.

#### Abnormal Over-Current Protection (AOCP)

If the secondary rectifier diodes are shorted, large current with extremely high di/dt can flow through the MOSFET before OCP or OLP is triggered. AOCP is triggered without shutdown delay when the sensing pin voltage drops below –0.9 V. This protection is latch mode and reset when LV<sub>CC</sub> is pulled down below 5 V.

#### Overload Protection (OLP)

Overload is defined as the load current exceeding its normal level due to an unexpected abnormal event. In this situation, the protection circuit should trigger to protect the power supply. However, even when the power supply is in the normal condition, the overload situation can occur during the load transition. To avoid premature triggering of protection, the overload protection circuit should be designed to trigger only after a specified time to determine whether it is a transient situation or a true overload situation. Figure 26 shows a typical overload protection circuit. By sensing the resonant capacitor voltage on the control pin, the overload protection can be implemented. Using RC time constant, shutdown delay can be also introduced. The voltage obtained on the control pin is given as:

$$V_{CON} = \frac{C_{B}}{2(C_{B} + C_{sense})} V_{Cr}^{p-p}$$
 (eq. 7)

where  $V_{Cr}^{p-p}$  is the amplitude of the resonant capacitor voltage.

Over-Voltage Protection (OVP)

When the  $LV_{CC}$  reaches 23 V, OVP is triggered. This protection is used when auxiliary winding of the transformer to supply  $V_{CC}$  to power switch is utilized.

#### Thermal Shutdown (TSD)

The MOSFETs and the control IC in one package makes it easy for the control IC to detect the abnormal over-temperature of the MOSFETs. If the temperature exceeds approximately 130°C, the thermal shutdown triggers.

#### **PCB Layout Guidelines**

Duty unbalance problems may occur due to the radiated noise from main transformer, the inequality of the secondary side leakage inductances of main transformer, and so on. Among them, it is one of the dominant reasons that the control components in the vicinity of  $R_T$  pin are enclosed by the primary current flow pattern on PCB layout. The direction of the magnetic field on the components caused by the primary current flow is changed when the high and low side MOSFET turns on by turns. The magnetic fields with opposite direction from each other induce a current through, into, or out of the  $R_T$  pin, which makes the turn—on duration of each MOSFET different. It is highly recommended to separate the control components in the vicinity of  $R_T$  pin from the primary current flow pattern on PCB layout. Figure 28 shows an example for the duty balanced case.




Figure 28. Example for Duty Balancing

# TYPICAL APPLICATION CIRCUIT (HALF-BRIDGE LLC RESONANT CONVERTER)

Table 1.

Application	Power Switch Device	Input Voltage Range	Rated Output Power	Output Voltage (Rated Current)
LCD TV	FSFR2100	390 V <sub>DC</sub> (340~400 V <sub>DC</sub> )	200 W	24 V – 8.3 A

### **Features**

- High efficiency (>94% at 400 V<sub>DC</sub> input)
- Reduced EMI noise through zero-voltage-switching (ZVS)
- Enhanced system reliability with various protection functions




Figure 29. Typical Application Circuit

### TYPICAL APPLICATION CIRCUIT (Continued)

Usually, LLC resonant converters require large leakage inductance value. To obtain a large leakage inductance, sectional winding method is used.

Core: EC35 (Ae = 106 mm2)Bobbin: EC35 (Horizontal)

• Transformer Model Number: SNX-2468-1




Figure 30. Transformer Construction

Table 2.

	Pin (S → F)	Wire	Turns	Note
N <sub>p</sub>	$6 \rightarrow 2$	0.08φ x 88 (Litz Wire)	36	
Ns1	12 → 9	0.08φ x 234 (Litz Wire)	4	Bifilar Winding
Ns2	10 → 13	0.08φ x 234 (Litz Wire)	4	Bifilar Winding

Table 3.


	Pins	Specifications	Remark
Primary-Side Inductance (L <sub>p</sub> )	2–6	550 μH ±10%	100 kHz, 1 V
Primary–Side Effective Leakage (L <sub>r</sub> )	2–6	110 μH ±10%	Short one of the Secondary Windings


For more detailed information regarding the transformer, visit  $\frac{\text{http://www.santronics-usa.com/documents.html}}{\text{sales@santronics-usa.com}}$  or +1-408-734-1878 (Sunnyvale, California USA).

SUPERFET is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

### SIP9 26x10.5 CASE 127EM ISSUE O

**DATE 31 DEC 2016** 





### **NOTES: UNLESS OTHERWISE SPECIFIED**

A. THIS PACKAGE DOES NOT COMPLY TO ANY CURRENT PACKAGING STANDARD. B. ALL DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR PROTRUSIONS.

DOCUMENT NUMBER:	98AON13718G	Electronic versions are uncontrolled except when accessed directly from the Document Reported versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SIP9 26x10.5		PAGE 1 OF 1		

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales