





JN Semiconductor®

To kara more about Old Semiconductor, please visit our website at

Please note. As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



August 2014

FSA832 — USB 2.0 High-Speed (480 Mbps) Charger Detection IC with Isolation Switch

Features

USB Detection	USB Battery Charging Rev. 1.2 Supports Data Contact Detect (DCD) Dead Battery Provision (DBP) with 30-Minute Timer
Proprietary Charger and Other Detection	2.7 V / 2.0 V on DP/DM DP/DM Floating PS/2 Port Detection
Switch Type	Isolation Switch Closes for Charging Downstream Port (CDP) Standard Downstream Port (SDP)
V _{BUS}	28 V Over-Voltage Toleran -2 V Under-Voltage Tolerance
Package	10-Lead Micro ¬k™ 1.6 x 2.1 mm, h
Ordering Information	'SA 32L10X

Description


The FSA832 is a charger detection IC with an integrated isolation switch for use with minimid USB port. The FSA832 detects USB battery clauses at the compliant with USB Battery Charging Speciation Rev 2 (BC1.2).

The FSA832 also detects provided a largers that pull the USB data lines HILL (2... / 2.0 */), floating data lines, and PS/2 ports. The original runnes if a charger, either through a bricated Changing Port (DCP) or Charging Downstre. Por (CDF) is connected or if a typical PC host, a larger Down sam Folt (SDP), is connected. The SAC 2... ms to all the constraints for the Dead Battery Fivian (DBP) within the BC1.2 specification, including a 30-inuli timer that cannot excell 45 minutes per BC1.2.

Applications

■ MP3, Mobile Intralet Device MID Cell Phone, PDA, Digital Campra, and Netbook


Typ' al A ol. ation



Ordering Information

Part Number	Operating Temperature Range	Top Mark	Package Description	Packing Method
FSA832L10X	-40 to 85°C	ZY	10-Lead, MicroPak™ 1.6 x 2.1 mm, 0.5 mm Pitch	Tape & Reel

Pin Configurations



Figur 2. Pin Assignments (Top View)

Pin Descriptions

Name	Pin#	Description			
USB Interface		10, CO, NE			
P'_n\T		D+ signal connected to the resident USB transceiver on the phone.			
L '_HOS	2	D- signal connected to the resident USB transceiver on the phone.			
Connec '' :rface					
V _{BUS}	9	Input voltage sur ply pin to be connected to the V _{BUS} pin of the USB connector.			
GND	6	Ground			
DP_CON 7 Connected to the USB connector D+ pin					
DM_CON	8	Connected to the USB connector D- pin			
Status Outputs					
CHG_DET	10	CMOS push/pull output connected to charger IC to indicate if a charger has been detected (LOW=charger not detected; HIGH=proprietary charger, DCP, or CDP charger detected).			
SW_OPEN	1	Open-drain output pin; requires pull-up resistor to I/O voltage supply (LOW=switch closed; Hi-Z=switch open).			
CHG_AL_N	4	CMOS open-drain output pin (LOW= V_{BUS} is valid and charge is allowed to be drawn from V_{BUS} ; Hi-Z= V_{BUS} is not at a valid voltage).			
Input Pin					
GOOD_BAT	5	Input that indicates if the battery is a good battery or a dead battery (V_{IL} =dead battery; V_{IH} =good battery).			

Note:

1. Output voltage conditions are LOW = V_{OL} and HIGH = V_{OH} .

Table 1. Functionality

Device Detected	GOOD_ BAT	SW_OP EN	CHG_ AL_N	CHG_ DET	DP_HOST	DM_HOST	DP_CON	DM_CON
DCP	Х	Hi-Z	LOW	HIGH	Hi-Z	Hi-Z	V _{DP_SRC} ⁽²⁾	Hi-Z ⁽²⁾
Proprietary Charger	Х	Hi-Z	LOW	HIGH	Hi-Z	Hi-Z	Hi-Z	Hi-Z
CDP	HIGH	LOW	LOW	HIGH	DP_CON	DM_CON	DP_HOST	DM_HOST
CDP	LOW	Hi-Z	LOW	HIGH	Hi-Z	Hi-Z	V_{DP_SRC}	Hi-Z
PS/2 Ports ⁽³⁾	Х	Hi-Z	LOW	LOW	Hi-Z	Hi-Z	Hi-Z	Hi-Z
SDP	HIGH	LOW	LOW	LOW	DP_CON	DM_CON	DP_HOST	DM_HOST
SDP	LOW	Hi-Z	LOW	LOW	Hi-Z	Hi-Z	V _{DP_SRC}	Hi-Z
SDP, CDP, or DCP plugged in and after 30-minute timer expires	LOW	Hi-Z	Hi-Z	LOW	Hi-Z	Hi-Z	Yi-Z	Hi-Z
V _{BUS} < V _{BUS} valid to V _{BUS} > V _{BUS} valid operation prior to completing detection of SDP, CDP, or DCP. Upon detection, all outputs switch as in rows above.	X	Hi-Z	Hi-Z	Hi-Z to LOW	Hi-Z	ı-Z	Hi-Z	Hi-Z

Note:

- Hi-Z is the internal state of DM_CON. Since a DCP has been steeled, be SON is shorted to DP_SON extensally and DM_CON is shorted to V_{DP SRC}. V_{DP SRC} is not put on P^{*}_CON or p. prietary chargers.
- 3. DP_CON and DM_CON are pulled to V_{BUS} through i.e. for by Pu/2 port when it is connected to the FSA832.

Functional Description

Data Contact Detect (P , -,

DCD relies on the D+ and D ines being present. DCD waits until the internal t ut following cases:

- If a charger a s not have a D+ pin on the USF connector;
- If # D+p. is it shorted to D-pin on the connector,
- If D+ pulle up to a supply; or
- If D+ dc not have a sufficient path to ground to defeat a pull-up IDP_SRC (IDP_SRC) current source.

The FSA332 proceeds with charger cerection even though it is unlikely that a charger is present. If there is no charge, the algorithm reports an SDP and closes the switch. If a device is pulling D+ HIGH, this voltage presents itself to the USB transceiver or Physical Layer Interface (PHY) block within a System on Chip (SoC) after the switch is closed.

If the DCD timeout is insufficient and the PHY block is so equipped, DCD and the charging algorithm can be repeated in the PHY block. The stipulation is that the total time from V_{BUS} valid to USB transceiver connection with a 1.5 k Ω pullup to 3.3 V must be one (1) second, per USB 2.0 standards, provided the portable device does not have a dead battery.

CHG_AL_N Output and Output Timing

CHG_AL_N output indicates that charge is allowed to be drawn from V_{BUS} when CHG_AL_N is LOW. When the FSA832 first powers up and prior to detection, the CHG_AL_N pin can follow V_{BUS} up to 28 V, which is the

absolute maximum V_{BUS} voltage allowed. Whenever V_{BUS} is at CND, the FSA832 is completely off and the switches and all I/Os are in the Hi-Z state. When V_{BUS} climbs above the valid V_{BUS} threshold, detection occurs automatically and CHG_DET, SW_OPEN, and CHG_AL_N all simultaneously switch to the states indicated in Table 1 if GOOD_BAT is HIGH (see Dead Battery Provision description for $GOOD_BAT = LOW$).

Dead Battery Provision

BC1.2 and USB 2.0 allow a portable device (defined as a device with a battery) with a dead battery to take a maximum of 100 mA from the USB V_{BUS} line for a maximum of 45 minutes as long as the portable device forces the D+ line to $V_{\text{DP_SRC}}$. The FSA832 starts detection when V_{BUS} crosses the V_{BUSVLD} threshold and, if it detects a CDP or SDP and GOOD_BAT is HIGH, automatically closes the switch and does not force the DP_CON pin to $V_{\text{DP_SRC}}$.

Once charger detection is complete, the FSA832 starts a 30-minute timer and forces the DP_CON pin to $V_{\text{DP_SRC}}$ until the timer elapses. During the 30-minute period; if GOOD_BAT is LOW, $V_{\text{DP_SRC}}$ is applied to DP_CON and the D+/D- switches are opened. If GOOD_BAT is HIGH, $V_{\text{DP_SRC}}$ is not applied to DP_CON and the D+/D- switches are closed. If GOOD_BAT is LOW when the 30-minute timer expires; regardless of whether a proprietary charger, SDP, CDP, or DCP was previously detected; the FSA832 removes $V_{\text{DP_SRC}}$ from DP_CON and forces CHG_DET LOW and CHG_AL_N to Hi-Z (SW_OPEN remains in Hi-Z). To exit this fault condition, remove V_{BUS} , wait for all the V_{BUS} Printed Circuit Board

(PCB) capacitance to discharge, and re-apply V_{BUS} . Table 1 provides the functionality of the pins when the timer expires.

When GOOD_BAT is HIGH and the battery is removed from the portable device while V_{BUS} is valid, bringing GOOD_BAT LOW; the FSA832 opens the isolation switches on DP_CON and DM_CON and forces the DP_CON pin to $V_{\text{DP_SRC}}.$ In this scenario, the timer generally expires because the SoC does not have a supply to bring GOOD_BAT HIGH unless the battery that was removed is re-inserted within 30 minutes after the USB plug is inserted.

If an SDP or CDP is inserted with GOOD_BAT HIGH during the 30-minute timer; then GOOD_BAT changes to LOW, SW_OPEN changes to Hi-Z, and the counter continues counting until the 30 minutes expires. If GOOD_BAT then returns to HIGH, SW_OPEN changes to LOW and finishes out the 30-minute time.

GOOD_BAT has an internal pull-down resistor to ensure it is LOW when the SoC is powered down. This input is designed to have very V_{IH} interface with low-voltage SoCs driven with 1.2 V supplies. GOOD_BAT can be connected to the processor supply voltage becauses the processor should wake up whenever V_{BUS} is turned on.

Proprietary Chargers

Chargers pulling the USB data line DM_CON HIGH to 2.0 \(\) or 2.7 \(\) and data line DP_CON HIGH to 2.0 \(\) or 2.7 \(\) detected by the FSA832 and reported proprietary \(\) argers with a higher charge current allowed. Other charge, that float the DP/DM lines are also detected as a \(\) real table by means of float detection. This allows a \(\) riek \(\) c rent.

PS/2 Port

Mice and keyboards utilizing the PS/2 port interface pull the clock and data pins of the PS/2 connector HIGH to VBUS through a resistive pull-up. When the PS/2 device is adapted to a USB interface, the clock and data pins are translated to the DP_CON and DM_CON lines of the USB connector, respectively.

The benefit of detecting the PS/2 port as a separate device is the ability to limit the current that can be drawn from the bus, thus protecting the PS/2 port. Once the PS/2 port is detected, the DP_HOST and DM_HOST switches remain open to protect the USB PHY connected to DP_HOST and DM HOST from voltages as high as V_{BUS} .

Ground Drops

When a DCP is detected, V_{DL} RC is red on DP_CON provided GOOD_BAT is LOW and the DBP timer has not expired Williams. 5 A is flowing into V_{BUS} and GND line of the bable, the current can create substantial ground report of the portable device. This repeats to the voltage at the DP_CON pin as seen from the report in. For the maximum ground drop of 375 revisible from the BC1.2 specification and for the naximum of the naximum ground drop of 375 revisible from the BC1.2 specification and for the naximum ground drop of 375 revisible from the BC1.2 specification and for the naximum ground drop of the naximum gro

V_{BUS} Tolerance

When V_{BUS} rises, an internal Power-On Reset (POR) detects this cultage and prepares the FSA832 for charger detection.

 V_{BUS} voltages up to 28 V can be tolerated by the V_{BUS} pin. V_{BUS} can tolerate voltages up to -2 V for cases where a chalger is plugged in backwards.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Paran	neter	Min.	Max.	Unit
V _{BUS}	Voltage from USB Connector		-2	28	V
V _{SW}	USB Switch I/O Voltage (DP_CON, DM_CO	SB Switch I/O Voltage (DP_CON, DM_CON, DP_HOST, DM_HOST)			
I _{SW}	USB Switch Current (DP_CON to DP_HOST	, DM_CON to DM_HOST)	-30	+30	mA
V _{I/O}	Voltage from GOOD_BAT, CHG_AL_N, CHG	oltage from GOOD_BAT, CHG_AL_N, CHG_DET and SW_OPEN I/Os			
V _{CA}	Voltage from CHG_AL_N Output	-0.5	28.0	V	
I _{I/O}	CHG_AL_N, CHG_DET and SW_OPEN Out		+5	mA.	
T _{STG}	Storage Temperature Range		-65	+150	- 60
TJ	Maximum Junction Temperature			+150	°C
TL	Lead Temperature (Soldering, 10 Seconds)			+250	°C
ECD	IEC 61000-4-2 System USB Pins (DP_C0	ON, DM_CON, V _{BU} . Gap	NEA.	15 8	1.3.7
ESD	Human Body Model, JEDEC JESD22-A114	Pins		6	kV
	Charged Device Model, JEDEC JESD22-C1	01 An Pins	141	1	

Recommended Operating Craitions

The Recommended Operating Condi ons table defines the conditions for actual device operation. Recommended operating conditions are specified to ϵ or ϵ imaligned to the datasheet specifications. Fairchild does not recommend exceeding them or designing a Absolute of the datasheet specifications.

Symbol	Parameter	Min.	Max.	Unit
V _{BUS}	V _{BU} 'npcэп oltage	4	6	V
Vsw	ritci 'O` '' ge for USB Path	0	3.6	V
1,	Op atin Temperature	-40	+85	°C
THIS	DEVICE PLEASEN.			

DC Electrical Characteristics

Unless otherwise indicated, V_{BUS} =4 V to 6 V and T_A =-40 to +85°C. Typical values are at T_A =25°C unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Status O	utputs					
V _{OHCD}	Output HIGH Voltage (CHG_DET)	I _{OH} =-2 mA	2.0			V
V _{OL}	Output LOW Voltage (CHG_DET, CHG_AL_N, SW_OPEN)	I _{OL} =2 mA			0.4	V
t _{DIFF}	Skew Between Any Output (CHG_DET, CHG_AL_N, SW_OPEN) Switching Relative to Other Outputs Switching	$I_{I/O}$ =±2 mA, CHG_AL_N=20 kΩ to 5 V, SW_OPEN=10 kΩ to 1.8 V			100	ns
V _{BUS} Pin						. C
$VBUS_{VLD}$	V _{BUS} Valid Detection Threshold ⁽⁴⁾		0.		4.0	V
I _{BUSIN}	V _{BUS} Input Leakage	V _{BUS} =0 V to 0.8 V			3	μΑ
I _{VBUSACT}	V _{BUS} Active Mode Average Current	USB Path Active, USB Switch. `losc After Charger Detection		N	250	μA
t _{оит}	Time from V _{BUS} Valid Asserted to CHG_DET, CHG_AL_N and SW_OPEN Outputs Valid for BC1.2 Standard Accessory Detection (SDP, DCP, or CDP)	DP_CON Pulled Do. to \ID ith 15 kΩ; All Vo. , Fit ed on V _{BUS} , DP_C^N, \M_ ON, GND sir (aneot v	2 65	ni C	250	ms
Switch C	haracteristics	ED	19	46		
I _{OFF}	Power Off Leakage Current	SB Paur V _{BUS} =0 V, V _{SW} =0 V or V, Figure 4	21/1		10	μА
R _{ONUSB}	High-Speed USB Range S Itch OI Resistance ⁽⁴⁾	V _{DP. CON} / V _{DM_CON} =) /. (J.4 V; I _{DN} =2 mA; Figure 3, V _{BUS} =4 V to 3 V		4.5	6.0	Ω
Control I	nput	10 0R				
V _{IH}	Input H' , voltas 'GO' J_BAT)	114, 50,	1.1			V
VIL	Int LC voite 3 (GOOD_EAT)	DIVIE			0.5	V
Rpr	'II-L vn .stance ('GCOD_BAT)	71/3	1			МΩ
I _{IN}	Int Leukage Current (GCOD_EAT)	V _{BUS} =5 V, GOOD_BAT=0 V to 4.4 V			10	μA
I _{IOFF}	-State Learning Current (GOOD_EAT)	V _{BUS} =0 V, GOOD_BAT=0 V to 4.4 V			10	μA
t _{DBP}	Dead Eatlery Provision (DBF) Timer		15	30	45	min
t _{G5}	Time from GOOD_BAT Asserted to SW_Oland Meet the RONLSS Specification	PEN De-Asserted, Switches Closed			30	ms
† _{DB}	Time from GOCO_BAT De-asserted to SW	_OPEN Asserted, Switches Opened			65	ms
Battery C	charger Detection Parameters from B	C1.2 Specification	•			
V _{DAT_REF}	Data Detect Voltage		0.25		0.40	V
V _{DM_SRC}	D- Source Voltage ⁽⁵⁾		0.5		0.7	V
V _{DP_SRC}	D+ Source Voltage ⁽⁵⁾		0.5		0.7	V
V _{LGC}	Logic Threshold		0.8		2.0	V
I _{DM_SINK}	D- Sink Current		25		175	μA
I _{DP_SINK}	D+ Sink Current		25		175	μA
I _{DP_SRC}	Data Contact Detect Current Source		7		13	μA

Continued on the following page...

DC Electrical Characteristics

Unless otherwise indicated, V_{BUS}=4 V to 6 V and T_A=-40 to +85°C. Typical values are at T_A=25°C unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
t _{DCD_DBNC}	Data Contact Detect Debounce		10			ms
t _{DCD_TOUT}	Time for DCD to Timeout		300	450	900	ms
t _{VDPSRC_ON}	D+ Voltage Source On Time		40			ms
t _{VDMSRC_ON}	D- Voltage Source On Time		40			ms

Notes:

- 4. Guaranteed by characterization; not production tested.
- 5. The voltage source, V_{DP_SRC} / V_{DM_SRC}, is able to source at least 250 μA when the output voltage in the specified range. This voltage source should not pull DP_CON / DM_CON below 2.2 V when DP_CON / DM_CON is μ ed to a voltage of 3.0 V minimum or 3.6 V maximum with a resistance of 900 Ω minimum or 1575 Ω maximum.

AC Electrical Characteristics

Unless otherwise specified, values are at T_A=-40 to +85°C; all typical relies a fo. 3.3 V at T_A=25°C.

Symbol	Parameter	Sc dit. n Min.	Тур.	.xFW	Unit	Figure
Xtalk	Active Channel Crosstalk, DP_COM to DM_CON ⁽⁶⁾	F '40 Mh., RT=50 (2.	-3¢	AT	dB	Figure 6
O _{IRR}	Off Isolation Rejection Rad , DM_HOST to DM_CON, PHOS o DP_CON ⁽⁶⁾	f=1 MHz, F ₁ =50 Ω, C = 0 pF f=240 MHz, R _T =30 Ω, C _L =0 pF	-84 -34		dB	Figure 5
BW	Bandwidth of Sv ch ⁽⁶⁾	R-=50 Ω	1.5		GHz	Figure 5

Note:

6. Guaranteed by he izauon; not production tested.

Capa tar e

Unless otherwise specified, values are at TA--40 to +85°C.

Symbo	Palanieter	Condition	Typical	Unit	Figure
COFF	DP_CON, DM_CCN Off Capacitance ⁽⁷⁾	V _{BIAS} =0.2 V, f=1 MHz	3.2	pF	Figure 7
C _{ON}	DP_CON, DM_CON On Capacitance ⁽⁷⁾	V _{BIAS} =0.2 V, f=1 MHz	5.8	pF	Figure 8

Note:

7. Guaranteed by characterization; not production tested.

Test Diagrams






Figure 3. On Resistance



**Each switch port is test sep ately.

Figu: 4. C Le.



F_S and R_T are uncuons of the application

Yout Vs VgND

Network Analyzer


1

environn ent (see AC talles for values).

CROSSTALK = 20 Log (V_{OUT}/ V_{IN}

Figu 25. Cha. al / Isolatica


Figure 6. Active Channel Crosstalk



Capacitance nB_n nS_n nS_n nS_n nS_n nS_n nS_n

Figure 7. Channel Off Capacitance

Figure 8. Channel On Capacitance



- REGISTRATION MO 255, VARIATION UABD.
- B. DIMENSIONS ARE IN MILLIMETERS.
- PRESENCE OF CENTER PAD IS PACKAGE SUPPLIER DEPENDENT. IF PRESENT IT IS NOT INTENDED TO BE SOLDERED AND HAS A BLACK OXIDE FINISH.
- D. DRAWING FILENAME: MKT-MAC10ArevG.
- E. DIMENSIONS WITHIN () ARE UNCONTROLLED.

ON Semiconductor





ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns me rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative