





## JN Semiconductor®

To kara more about Old Semiconductor, please visit our website at

Please note. As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to Fairchild <a href="guestions@onsemi.com">questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



April 2013

# FIN1049 LVDS Dual-Line Driver with Dual-Line Receiver

#### **Features**

- Greater than 400 Mbps Data Rate
- 3.3 V Power Supply Operation
- Low Power Dissipation
- Fail-Safe Protection for Open-Circuit Conditions
- 16-pin TSSOP Package Saves Space
- Flow-Through Pinout Simplifies ay
- Enable/Disable for all Output
- Industrial Operating Timperator Raros:
   -40°C to +85°C

## Description

This dual driver accepts Low Vollage Differential Sig of VDS, Jechnology. The driver accepts VDS inputs and translates them to LVDS cutputs. The liver accepts LVDS inputs and translates them to VTL outputs. The LVDS weeks have a typical differential output swing of C50 mV, which provides for low EMI at ultra-low power dissipation even at high trequencies. The FIMIO49 can accept LVPECL inputs for translating from LVPECL to LVDS. The En and Enbinours are AND-ed together to enable / disable the outputs. The enables are common to all four outputs. A single-line driver and single-line receiver function is also available in the FINIO19.

## C Verir Information

| Part Number | Operating<br>Temperaα ro Range | Package   | Packing<br>Method |
|-------------|--------------------------------|---|-------------------|
| EIN1049MTCX | -4℃ to +85°C                   | 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide | Tape and Reel     |

## **Pin Configuration**

#### R<sub>IN1-</sub> 16 EN R<sub>IN1+</sub> · ROUT1 R<sub>IN2+</sub> R<sub>OUT2</sub> R<sub>IN2</sub>-- GND DOUT2-- V<sub>CC</sub> D<sub>OUT2+</sub> D<sub>IN2</sub> D<sub>OUT1+</sub> · DIN1 ENb D<sub>OUT1</sub>-

Figure 1. Pin Configuration

## **Functional Diagram**




Figure 2. Function? Jag m

## **Pin Definitions**

| Pin #  | Name                                    | D cript 1  |
|--------|---|--|
| 2, 3   | R <sub>IN1+</sub> , R <sub>IN2+</sub>   | Non-Inverting LVDS Ir +s                                 |
| 1, 4   | R <sub>IN1-</sub> , R <sub>IN2-</sub>   | Inverting LVDS Inp. 's                                   |
| 7, 6   | D <sub>OUT1+</sub> , D <sub>OUT2+</sub> | Non-Invertir triver tpu                                  |
| 8, 5   | D <sub>OUT1-</sub> , D <sub>OUT2-</sub> | Inverti Drive. Outputs                                   |
| 16, 9  | EN, ENb                                 | Pirer E, ble Pin for All Culpuls                         |
| 15, 14 | R <sub>OUT1</sub> , R <sub>OUT2</sub>   | LV TL t Pins for R <sub>OUT1</sub> and R <sub>OUT2</sub> |
| 10, 11 | D <sub>IN1</sub> , D <sub>IN</sub>      | Tr. Input Piration D <sub>IN1</sub> and D <sub>IN2</sub> |
| 12     |   | wer Surppy (3.3 V)                                       |
| 13     | GND                                     | Ground   |

## Functic Table

| ηp   | C   | Outpurs | (LVT7L)           | Inputs (            | LVDS) <sup>(1)</sup> | Outputs            | (LVDS)             |
|------|-----|---------|-------------------|---------------------|----------------------|--------------------|--------------------|
| ₹N   | ENo | Roun    | ⊇ <sub>OUT2</sub> | R <sub>INn+</sub>   | R <sub>INn-</sub>    | D <sub>OUTn+</sub> | D <sub>OUTn-</sub> |
| lv.  |     | ON      | ON                |                     |                      | ON                 | ON                 |
| Н    | Н   | Z       | Z                 |                     |                      | Z                  | Z                  |
|      | Н   | Z       | Z                 |                     |                      | Z                  | Z                  |
| J2 L | LO  | Z       | Z                 |                     |                      | Z                  | Z                  |
| Н    | L   | Н       | Н                 | Open (<br>Fail-Safe | Current<br>Condition |                    |                    |

### Legend:

H=HIGH Logic Level

L=LOW Logic Level or OPEN

X=Don't Care

Z=High Impedance

#### Note:

1. Any unused receiver Inputs should be left open.

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol           | Parameter                                 | Min. | Max.  | Unit |
|------------------|---|------|-------|------|
| V <sub>cc</sub>  | Supply Voltage                            | -0.5 | +4.6  | V    |
| V <sub>IN</sub>  | LVDS DC Input Voltage                     | -0.5 | +4.6  | V    |
| V <sub>OUT</sub> | LVDS DC Output Voltage                    | -0.5 | +4.6  | V    |
| I <sub>OSD</sub> | Driver Short-Circuit Current (Continuous) | •    | 10    | mA   |
| T <sub>STG</sub> | Storage Temperature Range                 | -65  | +150  | °C   |
| T <sub>J</sub>   | Max Junction Temperature                  |      | - 15t | °C   |
| TL               | Lead Temperature (Soldering, 10 Seconds)  |      | +260  | °C;  |
| ECD.             | Human Body Model, JESD22-A114             |      | _/000 | 10,  |
| ESD              | Machine Model, JESD22-A115                |      |       | 11   |

## **Recommended Operating Conditions**

The Recommended Operating Conditions table 'efines e concluons for actual devise operation. Recommended operating conditions are specified to ensure optime 'performance to the clarasheet specifications. Fairchild does not recommend exceeding them or designing to the Maximum Ratings.

| Symbol          | F rame.                          | MAN  | Min. Max.           | Unit |
|-----------------|----------------------------------|------|---------------------|------|
| V <sub>CC</sub> | Supply Vol+                      | 014. | 3.0 3.6             | V    |
| V <sub>ID</sub> | Magnitud of Differential voltage |      | 100 V <sub>CC</sub> | mV   |
| T <sub>A</sub>  | Carating mper ture               | 777  | +85                 | °C   |
| SDE             | INCE IS NO SE ON THE REPRESENT   | XII  |                     |      |

## **DC Electrical Characteristics**

Over-supply voltage and operating temperature ranges, unless otherwise specified. All typical values are at  $T_A=25$ °C and with  $V_{CC}=3.3$  V.

| Symbol           | Parameter   | Conditions   | Min.               | Тур.    | Max.                                   | Units |
|------------------|---|--|--------------------|---------|--|-------|
| LVDS Inp         | ut DC Specifications ( $R_{\text{IN1+}}$ , $R_{\text{IN1-}}$ , $R_{\text{IN2+}}$ , $R_{\text{IN2}}$   | See Figure 3 and Table 1   | ı                  | 1       | 1                                      | 1     |
| $V_{TH}$         | Differential Input Threshold HIGH   | V <sub>CM</sub> =1.2 V, 0.05 V,<br>2.35 V  |                    | 0       | 35                                     | mV    |
| $V_{TL}$         | Differential Input Threshold LOW  |  | -100               | 0       |  | mV    |
| $V_{\text{IC}}$  | Common Mode Voltage Range   | V <sub>ID</sub> =100 mV, V <sub>CC</sub> =3.3 V  | V <sub>ID</sub> /2 |         | V <sub>CC</sub> - (V <sub>ID</sub> /2) | V     |
| I <sub>IN</sub>  | Input Current   | V <sub>CC</sub> =0 V or 3.6 V,<br>V <sub>IN</sub> =0 V or 2.8 V  |                    |         | ±20                                    | mA    |
| CMOS/ LV         | /TTL Input DC Specifications (EN, ENb, D <sub>IN</sub>  | 1, D <sub>IN2</sub> )  |                    |         |  | .6    |
| V <sub>IH</sub>  | Input High Voltage (LVTTL)  |  | 2.0                |         | V <sub>CC</sub>                        | ٧     |
| V <sub>IL</sub>  | Input Low Voltage (LVTTL)   |  | \dD                |         | 7.8                                    | V     |
| I <sub>IN</sub>  | Input Current (EN, ENb, D <sub>IN1</sub> , D <sub>IN2</sub> , R <sub>INx+</sub> , R <sub>INx-</sub> ) | V <sub>IN</sub> =0 V or V′ ·   |                    | NE      | ±20                                    | μΑ    |
| $V_{IK}$         | Input Clamp Voltage   | V <sub>IK</sub> =-1.   | -1.5               | -0.7    |  | V     |
| LVDS Out         | tput DC Specifications (D <sub>OUT1+</sub> , D <sub>OUT1-</sub> , D <sub>OUT</sub>                    | 2 70( )  | 0,                 | <u></u> | 70                                     | 7     |
| $V_{OD}$         | Output Differential Voltage   | See F Ire  | 250                | €50     | 450                                    | mV    |
| $\Delta V_{OD}$  | V <sub>OD</sub> Magnitude Change from   | =100 \( \dar{2}  |                    | 10      | 35                                     | mV    |
|                  | Differential LOW-to-HIGH  | Driver Frighted  |                    | 1/1     |  |       |
| Vos              | Offset Voltage  | See Figure 4   | 1.125              | 1.250   | 1.375                                  | V     |
| $\Delta V_{OS}$  | Offset Magnitude Cha le from ffer intial LOW-to-HIGH  | MIN. 40 14   |                    |         | 25                                     | mV    |
| I <sub>OS</sub>  | Shor' uit tput (rrent   | Pour = 0V & Pour = 0 V,<br>Liver Enabled   |                    |         | -9                                     | mA    |
| I <sub>OSD</sub> |   | V <sub>OD</sub> ≃0 V, Driver Enabled   |                    |         | -9                                     | mA    |
|                  | i ver Off " put or Output Curren.   | v′ <sub>CC</sub> =ù V, V <sub>OUT</sub> =0 V or<br>V′ <sub>CC</sub>                                    |                    |         | ±20                                    | mA    |
| O.               | Disabled Cutput Leakage Current   | Driver Disabled, D <sub>OUT+</sub> =0 V or V <sub>CC</sub> or D <sub>OUT-</sub> =0V or V <sub>CC</sub> |                    |         | ±10                                    | mA    |
| CMOS/LY          | TITL Output DC Specifications (Routh, Rout  | 2)   |                    |         |  |       |
| Voh              | Output High Voltage   | $I_{OH}$ =-2 mA, $V_{ID}$ =200 mV  | 2.7                |         |  | V     |
| <u>C</u> YoL     | Output Low Voltage  | $I_{OL}$ =2 mA, $V_{ID}$ =200 mV   |                    |         | 0.25                                   | V     |
| l <sub>oz</sub>  | Disabled Output Leakage Current   | Driver Disabled,<br>R <sub>OUTn</sub> =0 V or V <sub>CC</sub>  |                    | 7       | ±10                                    | mA    |
| I <sub>CC</sub>  | Power Supply Current <sup>(2)</sup>   | Drivers Enabled, Any<br>Valid Input Condition  |                    |         | 25                                     | mA    |
| I <sub>CCZ</sub> | Power Supply Current  | Drivers Disabled   |                    |         | 10                                     | mA    |
| C <sub>IND</sub> | Input Capacitance   | LVDS Input   |                    | 3.0     |  | pF    |
| C <sub>OUT</sub> | Output Capacitance  | LVDS Output  |                    | 4.0     |  | pF    |
| C <sub>INT</sub> | Input Capacitance   | LVTTL Input  |                    | 3.5     |  | pF    |

#### Note:

2. Both driver and receiver inputs are static. All LVDS outputs have 100  $\Omega$  load. None of the outputs have any lumped capacitive load.

#### **AC Electrical Characteristics**

Over-supply voltage and operating temperature ranges, unless otherwise specified. All typical values are at  $T_A=25$ °C and with  $V_{CC}=3.3$  V.

| Symbol                                      | Parameter                                       | Conditions                     | Min. | Тур. | Max. | Units |
|---|---|--------------------------------|------|------|------|-------|
| Switching                                   | Characteristics - LVDS Outputs                  |                                |      |      |      |       |
| t <sub>PLHD</sub>                           | Differential Propagation Delay LOW-to-HIGH      | See Figure 5, Figure 6         |      |      | 2    | ns    |
| t <sub>PHLD</sub>                           | Differential Propagation Delay HIGH-to-LOW      |                                |      |      | 2    | ns    |
| t <sub>TLHD</sub>                           | Differential Output Rise Time (20% to 80%)      |                                | 0.2  |      | 1.0  | ns    |
| t <sub>THLD</sub>                           | Differential Output Fall Time (80% to 20%)      |                                | 0.2  |      | 1.0  | ns    |
| t <sub>SK(P)</sub>                          | Pulse Skew  t <sub>PLH</sub> - t <sub>PHL</sub> |                                |      |      | 0.35 | ns    |
| t <sub>SK(LH),</sub><br>t <sub>SK(HL)</sub> | Channel-to-Channel Skew <sup>(3)</sup>          |                                |      |      | .35  | ns    |
| t <sub>SK(PP)</sub>                         | Part-to-Part Skew <sup>(4)</sup>                |                                |      |      | 1    | ns    |
| t <sub>PZHD</sub>                           | Differential Output Enable Time, Z-to-HIGH      | See Figure 7, Figure &         |      |      | 6    | ns    |
| t <sub>PZLD</sub>                           | Differential Output Enable Time, A-to-LOW       |                                |      |      | 6    | ns    |
| t <sub>PHZD</sub>                           | Differential Output Disable Time, HIGH-to-Z     |                                |      | 17   | 3    | ns    |
| t <sub>PLZD</sub>                           | Differential Output Disable Time, LOW-to-Z      |                                | OK   |      | 3    | ns    |
| f <sub>MAXD</sub>                           | Maximum Frequency <sup>(5)</sup>                | see 'qui 5                     | 200  |      |      | MHz   |
| Switching                                   | Characteristics - LVTTL Outputs                 |                                | 25   |      |      |       |
| t <sub>PHL</sub>                            | Propagation Delay HIGH-to-LO                    | asured from 20% to 80 % Signal | ე.5  | j.   | 3.5  | ns    |
| t <sub>PLH</sub>                            | Propagation Delay LOW                           | V <sub>ID</sub> = 20.1 mV      | 0.5  | 1.0  | 3.5  | ns    |
| t <sub>SK1</sub>                            | Pulse Skew                                      | Distributed Load               | 0    | 35   | 400  | ps    |
| t <sub>SK2</sub>                            | Channel-to-C' and Sk                            | $C_L=15$ pF and $50~\Omega$    | 0    | 50   | 500  | ps    |
| t <sub>SK3</sub>                            | Part-to-Part ew                                 | Ρ <sub>0</sub> - 1 'κΩ         | 0    |      | 1    | ns    |
| t <sub>LHR</sub>                            | Tre sition Time OV to-HIGH                      | V <sub>OS</sub> =1.2           | 0.10 | 0.25 | 1.40 | ns    |
| t <sub>HLR</sub>                            | ranson 1 e HIGH-10-LOW                          | See Figure 9, Figure 10        | 0.10 | 0.18 | 1.40 | ns    |
| r1L   | Labí e HIGhao Z                                 | See Figure 11, Figure 12       | 2.2  | 4.5  | 8.0  | ns    |
| † <sub>PLZ</sub>                            | Disc le Time LOVV-to-Z                          |                                | 1.3  | 3.5  | 8.0  | ns    |
| 1   | Enable 1 ine Z-to-liiGH                         |                                | 1.8  | 3.0  | 7.0  | ns    |
| t <sub>PZL</sub>                            | Erane Time Z- o LOW                             |                                | 0.9  | 1.4  | 7.0  | ns    |
| f <sub>MAXT</sub>                           | Maximum Frequency <sup>(5)</sup>                | See Figure 9                   | 200  |      |      | MHz   |

- 3 t<sub>SK(LH)</sub>, t<sub>SK(HL)</sub> is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direction.
- 4. t<sub>SK(PP)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits.
- 5. f<sub>MAXD</sub> generator input conditions: t<sub>r</sub>=t<sub>f</sub> < 1 ns (10% to 90%), 50% duty cycle, 0 V to 3 V. Output criteria: duty cycle=45% / 55%, V<sub>OD</sub> > 250 mV, all channels switch.
- 6.  $f_{MAXT}$  generator input conditions:  $t_r$ = $t_f$  < 1 ns (10% to 90%), 50% duty cycle,  $V_{ID}$ =200 mV,  $V_{CM}$ =1.2 V. Output criteria: duty cycle=45% / 55%,  $V_{OH}$  > 2.7 V.  $V_{OL}$  < 0.25 V, all channels switching.

## **Required Specifications and Test Diagrams**

#### Notes:

- Electrostatic Discharge Capability: Human Body Model and Machine Model ESD should be measured using MIL-STD-883C method 3015.7 standard.
- Latch-up immunity should be tested to the EIA/JEDEC Standard Number 78 (EIA/JESD78).




Figure 3. Differential Receiver Voltage Definitions Test , cuit

#### Note:

C<sub>L</sub>=15 pF, includes all probe and jig capacitances.

Table 1. Receiver Minimum and Maximum Input Th. שופר ⁻es.

| Applied V             | oltages (V)         | su. ng Diiferei tiai<br>li ut oltage (inv) | Reculting Common<br>Mc 12 Input Voltage (V) |
|-----------------------|---------------------|--|---|
| V <sub>IA</sub>       | V <sub>IB</sub>     | · Vo                                       | V <sub>IC</sub>                             |
| 1.25                  | 1.                  | 100  | 1.2   |
| 1.15                  | 2t                  | -100                                       | 1.2   |
| V <sub>CC</sub>       | V <sub>CC</sub> 0.1 | 100  | V <sub>CC</sub> - 0.05                      |
| V <sub>CC</sub> - 0.1 | cc CO               | -100                                       | V <sub>CC</sub> - 0.05                      |
| 0.1                   | 0.0                 | 00   | 0.05  |
| 0.0                   | (i.)                | -100                                       | 0.05  |
| 75                    | 0.65                | 1100                                       | 1.2   |
| 0 5                   | 1.75                | -1100                                      | 1.2   |
| V <sub>cc</sub>       | Ycc - 1.1           | 1100                                       | V <sub>CC</sub> - 0.55                      |
| JC - 1 /1             | Vcc                 | -1100                                      | V <sub>CC</sub> - 0.55                      |
| 1.1                   | 50.0                | 1100                                       | 0.55  |
| 0.0                   | 1.1                 | -1100                                      | 0.55  |




Figure 4. LVDS Output Circuit for DC Test

#### Note:

10.  $R_L=100 \Omega$ .




Figure 5. LVDS Output Propagation Delay and Transition ne st C suit

- 11. A: R<sub>L</sub>=100 Ω.
- 12. B:  $Z_0$ =50  $\Omega$  and  $C_T$ =15 pF distributed.




Figure 6. LVTTL Input to LVDS Output AC Waveform




Figure 7. LVDS Output Enz' 9, isa 9 De. Test Circuit

- 13. A:  $R_L$ =100 Ω.
- 14. B:  $Z_0$ =50  $\Omega$  and  $C_T$ =15 pF distributed.
- 15. R1=1000 Ω, R<sub>S</sub>=950 Ω.
- 16. V<sub>TST</sub>=2.4 V.




Figure 8. LVDS Output Enable / Disable Timing Waveforms




Figure 9. LVTTL Output Propagation Delay and Transition Tin T. Circu

- 17. A:  $Z_0$ =50  $\Omega$  and  $C_T$ =15 pF distributed.
- 18.  $R_L=100~\Omega$  and  $R_S=950~\Omega$ .




Figure 10.LVDS Input to LVTTL Output Propagation Delay and Transition Time Waveforms




Figure 11.LVTTL Output Enz'le . est Circuit

- 19. A:  $Z_0$ =50  $\Omega$  and  $C_T$ =15 pF distributed.
- 20.  $R_L=100 \Omega$ ,  $R1=1000 \Omega$ , and  $R_S=950 \Omega$ .





Figure 12.LVTTL Output Enable / Disable Timing Waveforms



MTC16rev4

Figure 13.16-Lead, Thin-Shrink Small-Outline Package (TSSOP), JEDEC MO-153, 4.4 mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>.



#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™ **FPS™** AccuPower™ F-PFS™ AX-CAP®, FRFET® BitSiC™ Global Power Resource GreenBridge™ Build it Now™ CorePLUS™ Green FPS™ Green FPS™ e-Series™ CorePOWER™ Gmax™ CROSSVOLT" GTO™ CTI ™

Current Transfer Logic™ DEUXPEED<sup>®</sup> ISOPLANAR™ Dual Cool™

EcoSPARK® EfficientMax™ ESBC™

Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT® mWSaver™ OptoHiT™ FastvCore™ OPTOLOGIC<sup>®</sup>

IntelliMAX™ Making Small Speakers Sound Louder and Better™ MegaBuck™ MICROCOUPLER™ MicroFET<sup>TM</sup> MicroPak™ MicroPak2™ MillerDrive™ MotionMax™

RapidConfigure™ Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™ SMART START™ Solutions for Your Success SPM® STEALTH SuperFET® SuperSOT SuperSOT\*\* Sup TTM-8 upre cFL

Programmable Active Droop™

PowerTrench®

Quiet Series™

PowerXS™

**QFET** 

OS™

Sync-Lock™ SYSTEM SYSTEM TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic<sup>®</sup> **TINYOPTO**TM TinyPower™ TipyPWM™

TranSic riFault L ₹ENT **UECU** 

Ultra FREET UNITET VCX<sup>™</sup> . Visua'Max™ Taul9 ar ⊇tloV

OPTOPLANAR®

#### DISCLAIMER

FETBench™

NGES WITHOUT FUK. HER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE MY LIAE U.T., AR.SING OUT OF THE APPLICATION OR USE OF ANY PRODUCT FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT SHT VIGES WITHOUT PAINT OF THE APPLICATION OR USE OF ANY PRODUCT OF THE APPLICATION OR USE OF ANY PRODUCT ON THE RIGHTS OF OTHERS. THESE RELIABILITY, FUNCTION, OR DESIGN. FAIRCL OR CIRCUIT DESCRIBED HEREIN; NEITHE OES I MS OF F. CHIL S WORLDVINDE TERMS AND CONDITIONS SPECIFICALLY THE WARRANTY THEREIN, SPECIFICATIONS DO NOT EXPAND THE 1 WHICH COVERS THESE PRODUCTS

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS AF NOT AUT. RIZED FOR USE AS CATICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE OF FAIR HILD SEMICONLUCTOR CORPORATION. EXPRESS WRITTE'

#### As used herein:

- stems are devices or systems which, (a) are 1. Life por intend for surgical in ant into the body or (b) support or sustain and (c) when substituting the particular when properly used in reas ably nected to requiring a significant injury of the ser
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### TI-COL (ERFEITING POLICY

emicondulator Co poration's An "-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, unde. Jales Support

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts Circ omers who inadvertently purchase our terfeit parts experience many problems such as loss of brand reputation, substandard performance, failed appi catic ns, and increased cost of projuction and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the prolife, auon of counterfeit parts. Fairchild, strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by so, nt. v on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceacility, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairch id and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

| Datasheet Identification | Product Status        | Definition  |
|--------------------------|-----------------------|---|
| Advance Information      | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.   |
| Preliminary              | First Production      | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production       | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.   |
| Obsolete                 | Not In Production     | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.  |

Rev. 164

<sup>\*</sup> Trademarks of System General Corporation, used under lice e by Fair 'd Semic luctor



ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns me rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative