

**ON Semiconductor®** 

## **FDS8958B**

# Dual N & P-Channel PowerTrench<sup>®</sup> MOSFET Q1-N-Channel: 30 V, 6.4 A, 26 m $\Omega$ Q2-P-Channel: -30 V, -4.5 A, 51 m $\Omega$


### Features

Q1: N-Channel

- Max r<sub>DS(on)</sub> = 26 mΩ at V<sub>GS</sub> = 10 V, I<sub>D</sub> = 6.4 A
- Max r<sub>DS(on)</sub> = 39 mΩ at V<sub>GS</sub> = 4.5 V, I<sub>D</sub> = 5.2 A

### Q2: P-Channel

- Max r<sub>DS(on)</sub> = 51 mΩ at V<sub>GS</sub> = -10 V, I<sub>D</sub> = -4.5 A
- Max r<sub>DS(on)</sub> = 80 mΩ at V<sub>GS</sub> = -4.5 V, I<sub>D</sub> = -3.3 A
- HBM ESD protection level > 3.5 kV (Note 3)
- RoHS Compliant



### superior switching perform .ce. These devices are we suite of for 'we voltage and battery powered applications ere ~~ switching are re ired.

effect transistors are produced us;


tailored to minimize on-state stail

**General Description** 





'and motor drive inverter ∎ B.



These dual N- and P-Channel enhancement mode power field

advanced PowerTrench® process at has en especially

# Mavim

Symbol	Parameter			Q1	Q2	Units
V <sub>DS</sub>	Drain to Source Volia je			30	-30	V
V <sub>GS</sub>	Gate to Source Vultage			±20	±25	V
B	Drain Current - Continuous	T <sub>A</sub> = 25 °C		6.4	-4.5	^
ID .	- Pulsed			30	-30	A
P <sub>D</sub>	Power Dissipation for Dual Operation			2.0		
	Power Dissipation for Single Operation	T <sub>A</sub> = 25 °C	(Note 1a)	1	.6	W
		T <sub>A</sub> = 25 °C	(Note 1b)	0.9		1
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 4)	18	5	mJ
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			-55 to	+150	°C

nuino notod

### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Note 1)	40	°C/W
$R_{ ext{ heta}JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	78	C/vv

### Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDS8958B	FDS8958B	SO-8	13 "	12 mm	2500 units

©2008 Semiconductor Components Industries, LLC. August-2024, Rev.4

Semiconductor's

ce a yet maintain


ine power oss and fast

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Off Chara	octeristics						
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V I <sub>D</sub> = -250 μA, V <sub>GS</sub> = 0 V	Q1 Q2	30 -30			V
$\frac{\Delta BV_{DS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 µA, referenced to 25 °C $I_D$ = -250 µA, referenced to 25 °C	Q1 Q2		24 -21		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 24 V, V_{GS} = 0 V$ $V_{DS} = -24 V, V_{GS} = 0 V$	Q1 Q2			1 -1	μA
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 V, V_{DS} = 0 V$ $V_{GS} = \pm 25 V, V_{DS} = 0 V$	Q1 Q2			±100 ±10	nA μA
On Chara	cteristics						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250 μA V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = -250 μA	Q1 Q2	1.0 -1.0	2.0 1.9	3.0 -3.0	V
$rac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25 °C $I_D$ = -250 $\mu$ A, referenced to 25 °C	ر Q2		5	10	mV/°C
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	$ \begin{array}{l} V_{GS} = 10 \; V, \; I_D = 6.4 \; A \\ V_{GS} = 4.5 \; V, \; I_D = 5.2 \; A \\ V_{GS} = 10 \; V, \; I_D = 6.4 \; A, \; T_J = 25 \\ V_{GS} = -10 \; V, \; I_T = -4 \\ V_{GS} = -4.5 \; V, \; I_L = -3. \; A \\ V_{GS} = -4.5 \; V, \; I_D = -5 \; A \; A \\ T_J = 125 \; ^\circ C \end{array} $	92	R	21 29 31 38 60 50	26 39 39 51 80 72	mΩ
9 <sub>FS</sub>	Forward Transconductance	$V_{\neg D} = 5 $ $V_{\neg} = 6.4$ $V_{\downarrow} = -5 $ $V_{\downarrow} = -4.5 $ A	Q1 Q2	25	20 • ට		S
Dvnamic	Characteristics		20	10	<u>Vr</u>		
C <sub>iss</sub>	Input Capacitance	71 DS = 15 V, V <sub>GS</sub> = 0 V, 1 - 1 mHZ	01 02	)	405 570	540 760	pF
C <sub>oss</sub>	Output Capa ance	02	ୟୀ Q2		75 115	100 155	pF
C <sub>rss</sub>	Re Tran r Cap Itance	V <sub>DS</sub> = -15 V, V <sub>CS</sub> = 0 V, (= ) MHZ	Q1 Q2		55 100	80 150	pF
Rg	Gale resist ce	OLIVE	Q1 Q2		2.4 4.4		Ω
vitchı.	C vracteristics	TAI					
t <sub>d(0i</sub>	Turn On Delay Time	Q1	Q1 Q2		4.3 6.0	10 12	ns
t <sub>r</sub>	Rise Time	$V_{DD}$ = 15 V, I <sub>D</sub> = 6.4 A, V <sub>GS</sub> = 10 V, R <sub>GEN</sub> = 6 Ω	Q1 Q2		2.0 6.0	10 12	ns
ta(off)	Turn-Off Delay 7in 🤕	Q2 _ V <sub>DD</sub> = -15 V, I <sub>D</sub> = -4.5 A,	Q1 Q2		12 17	22 30	ns
ιf	Fall Time	$V_{GS}$ = -10 V, $R_{GEN}$ = 6 $\Omega$	Q1 Q2		2.0 7.0	10 14	ns
Q <sub>g(TOT)</sub>	Total Gate Charge	$V_{GS} = 10 V$ $V_{GS} = -10 V$ $V_{DD} = 15 V$ ,	Q1 Q2		8.3 14	12 19	nC
Q <sub>g(TOT)</sub>	Total Gate Charge	$V_{GS} = 4.5 V$ $V_{GS} = -4.5 V$ $I_D = 6.4 A$	Q1 Q2		4.1 7.0	5.8 9.6	nC
Q <sub>gs</sub>	Gate to Source Charge	Q2 V <sub>DD</sub> = -15 V,	Q1 Q2		1.3 1.9		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	$I_{\rm D} = -4.5  {\rm A}$	Q1 Q2		1.7 3.6		nC


FDS8958B
Dual N
- & P-
o-Changel
PowerTrench <sup>®</sup>
MOSFET


<b>_</b>	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Drain-Soι	Irce Diode Characteristics						
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	$V_{GS} = 0 V, I_S = 1.3 A$ (Note 2) $V_{GS} = 0 V, I_S = -1.3 A$ (Note 2)			0.8 -0.8	1.2 -1.2	V
t <sub>rr</sub>	Reverse Recovery Time	Q1 I <sub>F</sub> = 6.4 A, di/dt = 100 A/µs	Q1 Q2		17 20	30 36	ns
Q <sub>rr</sub>	Reverse Recovery Charge	Q2 I <sub>F</sub> = -4.5 A, di/dt = 100 A/µs	Q1 Q2		6 8	12 16	nC
2. Pulse Test: Pu 3. The diode conr 4. UIL condition: 5	ned with the device mounted on a 1 in <sup>2</sup> pad 2 oz copper d design. a) 78 °C/W when mounted on a pad of 2 oz co <b>BBBBBB</b> Use Width < 300 $\mu$ s, Duty cycle < 2.0%. Nected between the gate and source serves only as prot Starting T <sub>J</sub> = 25 °C, L = 1 mH, I <sub>AS</sub> = 6 A, V <sub>DD</sub> = 27 V, V <sub>C</sub> Starting T <sub>J</sub> = 25 °C, L = 1 mH, I <sub>AS</sub> = -4 A, V <sub>DD</sub> = -	er tion, agair. SD. No g. overvoltage rating	b) 135 °C, mounte minir	W whe	sign while		ermined by
	SNOF	TATIVE					

**Electrical Characteristics** T<sub>J</sub> = 25 °C unless otherwise noted




FDS8958B Dual N & P-Channel PowerTrench<sup>®</sup> MOSFET






www.onsemi.com 6




FDS8958B Dual N & P-Changel PowerTrench<sup>®</sup> MOSFET

www.onsemi.com 7




www.onsemi.com 8

# FDS8958B Dual N & P-Changel PowerTrench<sup>®</sup> MOSFET



FDS8958B Dual N & P-Changel PowerTrench<sup>®</sup> MOSFET



ASE CONTRACTOR INFORMATION ASSENTATIVE FOR INFORMATION ESSENTATIVE FOR INFORMATION ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NEW DESIGN