

April 2025

# FDS8870 N-Channel PowerTrench® MOSFET

**30V**, **18A**, **4.2m** $\Omega$ 

#### **Features**

- $r_{DS(on)} = 4.2mΩ$ ,  $V_{GS} = 10V$ ,  $I_D = 18A$
- $r_{DS(on)} = 4.9 \text{m}\Omega$ ,  $V_{GS} = 4.5 \text{V}$ ,  $I_D = 17 \text{A}$
- High performance trench technology for extremely low r<sub>DS(on)</sub>
- Low gate charge
- High power and current handling capability
- RoHS Compliant




## **General Description**

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DCCC converters using either synchronous or convertions. Witching PWM controllers. It has been optimize for low attended to the charge, but  $r_{DS(on)}$  and fast switching peed.

## Application.

■ DC/DC cor. rters





٥С

-55 to 150

MOSFET Maximum Ratings T <sub>A</sub> = 25°C unless otherwise noted						
Symbol	Parameter	Ratings	Units			
$V_{DSS}$	Drain to Source Voltage	30	V			
V <sub>GS</sub>	Gate to Source Voltage	±20	V			
	Drain Current					
	Continuous ( $T_A = 25^{\circ}C$ , $V_{GS} = 10V$ , $R_{\theta JA} = 50^{\circ}C/W$ )	18	Α			
I <sub>D</sub>	Continuous ( $T_A = 25^{\circ}C$ , $V_{GS} = 4.5V$ , $R_{\theta JA} = 50^{\circ}C/W$ )	17	А			
	Pulsed	134	А			
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 1)	420	mJ			
D	Power dissipation	2.5	W			
$P_{D}$	Derate above 25°C	20	mW/°C			

## **Thermal Characteristics**

 $T_J$ ,  $T_{STG}$ 

$R_{\theta JC}$	Thermal Resistance, Junction to Case (Note 2)	4	- °C/V/
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 2a)		50 °C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 2b)		125 °C/W

# Package Marking and Ordering Information

Operating and Storage Temperature

Device Marking	Device	Packane	Rec 'e	Tabe Width	Quantity
FDS8870	FDS8870	8 3	330mm	12mr.	2500 units

# **Electrical Characteristics** $T_J = 25^{\circ}C$ less oi. wise noted

Symbol	Parameter	Tes: Conditions	Mir	Тур	Max	Units		
Off Characteristics								
B <sub>VDSS</sub>	Drain to Sou Leak Vn V age	I <sub>D</sub> = 250μ.Α, ν <sub>GS</sub> = 0V	30	-	-	V		
	Zero Ote \ tage D in Current	V <sub>DS</sub> - 2-1/	-	-	1	^		
I <sub>DSS</sub>	Zeit et age L iii Cuite.	$V_{GS} = 0V$ $T_{J} = 150^{\circ}C$	-	-	250	μΑ		
I <sub>GSS</sub>	G. ce Leakage Current	V <sub>GS</sub> = £.20V	-	-	±100	nA		
	cı ris	11/1						
V <sub>G</sub> , T <sub>H)</sub>	Ga.e to Source 7 hreshold voltage	$\hat{V}_{GS} = V_{DS}, I_{D} = 250 \mu A$	1.2	-	2.5	V		
	CKKKK	I <sub>D</sub> = 18A, V <sub>GS</sub> = 10V	-	3.5	4.2			
F	Drain to Source On Resistance	I <sub>D</sub> = 17A, V <sub>GS</sub> = 4.5V	-	3.9	4.9	mΩ		
r <sub>DS(on)</sub>	Suin to ood oc on recognization	$I_D = 18A, V_{GS} = 10V,$ $T_J = 150^{\circ}C$	-	5.5	7.2	11122		
Dynamic	Characteristics							
C <sub>ISS</sub>	Input Capacitance	V 45V V 0V	-	4615	-	pF		
C <sub>OSS</sub>	Output Capacitance	V <sub>DS</sub> = 15V, V <sub>GS</sub> = 0V, f = 1MHz	-	900	-	pF		
C <sub>RSS</sub>	Reverse Transfer Capacitance	11 - 1141112	-	450	-	pF		
$R_G$	Gate Resistance	$V_{GS}$ = 0.5V, f = 1MHz	0.5	2.0	3.5	Ω		
$Q_{g(TOT)}$	Total Gate Charge at 10V	V <sub>GS</sub> = 0V to 10V	-	85	112	nC		
$Q_{g(5)}$	Total Gate Charge at 5V	$V_{GS} = 0V \text{ to } 5V$ $V_{DD} = 15V$ $I_{D} = 18A$	-	45	62	nC		
$Q_{g(TH)}$	Threshold Gate Charge	$V_{GS} = 0V \text{ to } 1V$ $I_{D} = 18A$ $I_{g} = 1.0 \text{mA}$	-	4.6	6.0	nC		
$Q_{gs}$	Gate to Source Gate Charge		-	11	-	nC		
Q <sub>gs2</sub>	Gate Charge Threshold to Plateau		-	6.4	-	nC		
$Q_{gd}$	Gate to Drain "Miller" Charge		-	15	-	nC		


# Switching Characteristics ( $V_{GS} = 10V$ )

t <sub>ON</sub>	Turn-On Time		-	-	86	ns
t <sub>d(ON)</sub>	Turn-On Delay Time		-	9	-	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 15V, I <sub>D</sub> = 18A	-	48	-	ns
t <sub>d(OFF)</sub>	Turn-Off Delay Time	$V_{GS} = 10V, R_{GS} = 3.3\Omega$	-	60	-	ns
t <sub>f</sub>	Fall Time		-	21	-	ns
t <sub>OFF</sub>	Turn-Off Time		-	-	122	ns

#### **Drain-Source Diode Characteristics**

V	Source to Drain Diode Voltage	I <sub>SD</sub> = 18A	-	-	1.25	V
V <sub>SD</sub> Source to Drain Diode Voltage	I <sub>SD</sub> = 2.1A	-	-	1.0	V	
t <sub>rr</sub>	Reverse Recovery Time	$I_{SD}$ = 18A, $dI_{SD}/dt$ = 100A/ $\mu$ s	-	-	37	ns
Q <sub>RR</sub>	Reverse Recovered Charge	$I_{SD}$ = 18A, $dI_{SD}/dt$ = 100A/ $\mu$ s	-		22	nC

- 1: Starting T<sub>J</sub> = 25°C, L = 1mH, I<sub>AS</sub> = 29A, V<sub>DD</sub> = 30V, V<sub>GS</sub> = 10V.
  2: R<sub>8JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference in






Figure 3. Normalized Maximum Transient Thermal Impedance





Figure 4. Single Pulse Maximum Power Dissipation

## Typical Characteristics T<sub>J</sub> = 25°C unless otherwise noted



NOTE: Refer to Fairchild Application Notes AN7514 and AN7515

Figure 5. Unclamped Inductive Switching

Capability





Figure 6. Trail er Characteristics



Fir re 7. Saturation Characteristics




Figure 8. Drain to Source On Resistance vs Gate
Voltage and Drain Current




Figure 9. Normalized Drain to Source On Resistance vs Junction Temperature




Figure 10. Normalized Gate Threshold Voltage vs Junction Temperature

# Typical Characteristics T<sub>J</sub> = 25°C unless otherwise noted




Figure 11. Normalized Drain to Source **Breakdown Voltage vs Junction Temperature** 





Figure 12. C. ac. ice v Drain to Scurce







Figure 14. Forward Bias Safe Operating Area

## **Test Circuits and Waveforms**







Figure 15. Unclamped Energy Test Circuit

Figure 16. Un 'an ed F ergy 'Waveforms







Fig re . Gate Charge Test Circuit

Figure 18. Gate Charge Waveforms






Figure 19. Switching Time Test Circuit

Figure 20. Switching Time Waveforms

### Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature,  $T_{JM}$ , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation,  $P_{DM}$ , in an application. Therefore the application's ambient temperature,  $T_A$  (°C), and thermal resistance  $R_{\theta JA}$  (°C/W) must be reviewed to ensure that  $T_{JM}$  is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}}$$
 (EQ. 1)

In using surface mount devices such as the SO8 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P<sub>DM</sub> is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- For non steady state applications, the puls we be duty cycle and the transient therm response the part, the board and the environment that are in.

Fairchild provides thermal information of stitle designation er's preliminary application evaluation. Figure 21 defines the R<sub>0JA</sub> for the devictor at a full tion of ne top concer (component side) area. This for a support of positioned 1.73 4 board with the copper at in 1000 seconds of steady state power into file. This graph provides the necessary information of a lation of the steady state function temperature or power dissipation. Pulse applications can be evaluated in agent a single the normalized maximum transient.

thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2. The area, in square inches is the top copper area including the gate and source pads.

$$R_{\theta JA} = 64 + \frac{26}{0.23 + Area}$$
 (EQ. 2)

The transient thermal impedance  $(Z_{\theta,JA})$  is also effected by varied top copper board area. Figure 22 shows the effect of copper pad area on single pulse transient thermal impedance. Each trace represents a copper pad area in square inches corresponding to the descenting list in the graph. Spice and SABER thermal model are purided for each of the listed pad areas.

Copper pad area has a proceival infect on ransient thermal impedance or proceival infect on ransient thermal impedance or process that it is a significant thermal impedance is bettern ed by the die and package. Therefore, The MI rough Carlonal and RTHERMI through the mode component values is available in a ble




Figure 21. Thermal Resistance vs Mounting Pad Area






Figure 22. Thermal Impedance vs Mounting Pad Area



#### SABER Electrical Model REV March 2004 template FDS8870 n2,n1,n3 electrical n2,n1,n3 var i iscl dp..model dbodymod = (isl=1e-11,ikf=17,nl=1.01,rs=2.8e-3,trs1=2e-3,trs2=2e-7,cjo=1.95e-9,m=0.55,tt=9e-11,xti=2.6) dp..model dbreakmod = (rs=8e-2.trs1=1e-3.trs2=-8.9e-6) dp..model dplcapmod = (cjo=1.42e-9,isl=10e-30,nl=10,m=0.38) m..model mmedmod = (type=\_n,vto=1.85,kp=15,is=1e-30, tox=1) m..model mstrongmod = (type=\_n,vto=2.2,kp=650,is=1e-30, tox=1) m..model mweakmod = $(type=_n, vto=1.48, kp=0.05, is=1e-30, tox=1, rs=0.1)$ sw\_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-5,voff=-3) LDRAIN sw\_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-3,voff=-5) DPLCAP DRAIN sw\_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-2,voff=-0.5) 10 sw vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=-0.5,voff=-2) RLDRAIN FRSLC1 c.ca n12 n8 = 2.8e-9c.cb n15 n14 = 2.8e-9 51 RSLC2 ₹ c.cin n6 n8 = 4.3e-9 $\bigoplus$ ISCL dp.dbody n7 n5 = model=dbodymod REAK ک 50 dp.dbreak n5 n11 = model=dbreakmod ≶RDRA″ 8 ESG dp.dplcap n10 n5 = model=dplcapmod **EVTHRES** spe.ebreak n11 n7 n17 n18 = 33.62 ,€AK **LGATE EVTEMP** spe.eds n14 n8 n5 n8 = 1 RGATE ERREAK spe.eqs n13 n8 n6 n8 = 1 J9 20 spe.esg n6 n10 n6 n8 = 1 STRO RLGATE spe.evthres n6 n21 n19 n8 = 1 LSOUL CF `IN SOURCE spe.evtemp n20 n6 n18 n22 = 1 RSC INCE i.it n8 n17 = 1RLSOURCE RESEAK I.lgate n1 n9 = 1e-9 13 8 I.ldrain n2 n5 = 1.0e-9 I.Isource n3 n7 = 7e-11 RVTEMP 19 res.rlgate n1 n9 = 10 IT res.rldrain n2 n5 = 10 VBAT res.rlsource n3 n7 = 0.7 Jdmod I=1u, w=1u m.mmed n16 n6 n8 = mode. m.mstrong r, \ n6 ... = \ odel=mstrongmod, l=1u, \ v=1u **RVTHRES** re. Preak r. in1 = 1, tc1=8.3e-4,tc2=-9e-7 res., ain n5 n16 = 3.05e-3, tc1=1.8e-3 tc2=-9e-6 res.rg. $n^{\circ} 20 = 2$ res.rvthres n22 n8 = 1, tc1=-1.8 $\epsilon$ -3 tc?=-9e-6 res.rvten.p n18 n19 = 1, tc1=-2 5e-3,tc2=2e-7 sv/ vcsp.s1a n6 n12 n13 18 = model=s1amod s.v\_vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw\_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw\_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 equations { i (n51->n50) +=iscl |sc| = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))\*((abs(v(n5,n51)\*1e6/500))\*\* 10))}



#### **TABLE 1. THERMAL MODELS**

<del>}  </del>					
COMPONANT	0.04 in <sup>2</sup>	0.28 in <sup>2</sup>	0.52 in <sup>2</sup>	0.76 in <sup>2</sup>	1.0 in <sup>2</sup>
CTHERM6	1.2e-1	1.5e-1	2.0e-1	2.0e-1	2.0e-1
CTHERM7	0.5	1.0	1.0	1.0	1.0
CTHERM8	1.3	2.8	3.0	3.0	3.0
RTHERM6	26	20	15	13	12
RTHERM7	39	24	21	19	18
RTHERM8	55	38.7	31.3	29.7	25





#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx <sup>®</sup>	i-Lo™	Power-SPM™	TinyBoost™
Across the board. Around the world™	ImpliedDisconnect™	PowerTrench®	TinyBuck™
ActiveArray™	IntelliMAX™	Programmable Active Droop™	TinyLogic <sup>®</sup>
Bottomless™	ISOPLANAR™	QFET®	TINYOPTO™
Build it Now™	MICROCOUPLER™	QS™	TinyPower™
CoolFET™	MicroPak™	QT Optoelectronics™	TinyWire™
$CROSSVOLT^{TM}$	MICROWIRE™	Quiet Series™	TruTranslation
CTL™	Motion-SPM™	RapidConfigure™	uSerDes™
Current Transfer Logic™	MSX™	RapidConnect™	.Ĉ®
DOME™	MSXPro™	ScalarPump™	Ur ET™
E <sup>2</sup> CMOS™	OCX™	SMART START™	VC M
EcoSPARK <sup>®</sup>	OCXPro™	SPM <sup>®</sup>	`.₁e™
EnSigna™	OPTOLOGIC <sup>®</sup>	STEALTH™	
FACT Quiet Series™	OPTOPLANAR <sup>®</sup>	SuperF <sup>r</sup> T™	· M
FACT <sup>®</sup>	PACMAN™	Sur rSC ™-3	
FAST <sup>®</sup>	PDP-SPM™	Sup∈ `O1 6	
FASTr™	POP™	rc T™-o	
FPS™	Power220 <sup>®</sup>	'ncr_ '	01 1
FRFET <sup>®</sup>	Power247 <sup>®</sup>	Tc 1™	, , 0/-
GlobalOptoisolator™	PowerEdge™	The Power Franchise®	イレ
GTO™	PowerSaver™	U, T	
HICACIM			1

#### DISCLAIMER

HiSeC™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESTLY SS IE RIGHTO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OF USE OF ANY PRODUCT OR CIRCUIT ESCRIBED INJURIAL IN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SI SIFICA ONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WAY CONTY TO THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WAY CONTY TO THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS,

LIFE SUPPORT PC CY FAIRCHILD'S CONTROLL OF SAIRCHILD SEMICONDUCTOR CORPORATION.

As used arein:

1. Life so port vices of systems are devices or systems which, (a) a funded for surgical implant into the body or (b) support or so ain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be casonably expected to esuit in a significant injury of the use.

2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS Jelinition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor.The datasheet is printed for reference information only.

Rev. I26



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and h

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlitt@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative