

# **MOSFET** – P-Channel, POWERTRENCH®

-30 V, -20 A, 14.4 mΩ

# FDMC6675BZ

#### **Description**

The FDMC6675BZ has been designed to minimize losses in load switch applications. Advancements in both silicon and package technologies have been combined to offer the lowest  $R_{DS(on)}$  and ESD protection.


#### **Features**

- Max  $R_{DS(on)} = 14.4 \text{ m}\Omega$  at  $V_{GS} = -10 \text{ V}$ ,  $I_D = -9.5 \text{ A}$
- Max  $R_{DS(on)} = 27.0 \text{ m}\Omega$  at  $V_{GS} = -4.5 \text{ V}$ ,  $I_D = -6.9 \text{ A}$
- HBM ESD Protection Level of 8 kV Typical (Note 3)
- Extended V<sub>GSS</sub> Range (-25 V) for Battery Applications
- High Performance Trench Technology for Extremely Low R<sub>DS(on)</sub>
- High Power and Current Handling Capability
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant


#### **Typical Applications**

- Load Switch in Notebook and Server
- Notebook Battery Pack Power Management

V <sub>DS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D MAX</sub>
-30 V	14.4 mΩ @ –10 V	–20 A



P-Channel



WDFN8 3.3x3.3, 0.65P CASE 511DR

#### MARKING DIAGRAM

\$Y&Z&2&K FDMC 6675BZ

\$Y = **onsemi** Logo &Z = Assembly Plant Code

&2 = Numeric Date Code

&K = Lot Code

FDMC6675BZ = Specific Device Code

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 2 of this data sheet.

#### **MOSFET MAXIMUM RATINGS** ( $T_A = 25$ °C, Unless otherwise specified)

Symbol	Parameter	Ratings	Unit		
V <sub>DS</sub>	Drain to Source Voltage	-30	V		
V <sub>GS</sub>	Gate to Source Voltage			±25	V
I <sub>D</sub>	Drain Current -Continuous (Package Limited)	-20	Α		
	-Continuous (Silicon Limited)	-40			
	-Continuous	-9.5			
	-Pulsed	-32			
P <sub>D</sub>	Power Dissipation T <sub>C</sub>	= 25°C		36	W
	Power Dissipation T <sub>A</sub>	= 25°C (Note 1a	ı)	2.3	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{ heta JC}$	R <sub>θJC</sub> Thermal Resistance, Junction to Case		°C/W
$R_{ hetaJA}$	Thermal Resistance, Junction to Ambient (Note 1a)	53	

#### PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package	Reel Size	Tape Width	Shipping (Qty / Packing) <sup>†</sup>
FDMC6675BZ	FDMC6675BZ	WDFN8 3.3x3.3, 0.65P (MLP) (Pb-Free/Halogen Free)	13″	12 mm	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit	
OFF CHARACTERISTICS							
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-30	_	-	V	
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A, referenced to 25°C	ı	-20	ı	mV/°C	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -24 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = -24 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 125^{\circ}\text{C}$	-	- -	-1 -100	μΑ	
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 25 \text{ V}, V_{DS} = 0 \text{ V}$	-	_	±10	μΑ	
ON CHARAC	CTERISTICS						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = -250 \mu A$	-1.0	-1.9	-3.0	V	
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A, referenced to 25°C	ı	6.0	I	mV/°C	
R <sub>DS(on)</sub>	Static Drain to Source	$V_{GS} = -10 \text{ V}, I_D = -9.5 \text{ A}$	-	10.7	14.4	mΩ	
	On Resistance	$V_{GS} = -4.5 \text{ V}, I_D = -6.9 \text{ A}$	-	17.4	27.0		
		$V_{GS} = -10 \text{ V}, I_D = -9.5 \text{ A}, T_J = 125^{\circ}\text{C}$	-	15.2	20.5	]	
9FS	Forward Transconductance	$V_{DD} = -5 \text{ V}, I_D = -9.5 \text{ A}$	-	28	-	S	


#### **ELECTRICAL CHARACTERISTICS** (T<sub>.I</sub> = 25°C unless otherwise noted) (continued)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
YNAMIC C	CHARACTERISTICS				-	
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = -15 V, V <sub>GS</sub> = 0 V, f = 1 MHz		2154	2865	pF
C <sub>oss</sub>	Output Capacitance	7	-	392	525	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	†		349	525	pF
WITCHING	CHARACTERISTICS					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = -15 \text{ V}, I_D = -9.5 \text{ A}, V_{GS} = -10 \text{ V},$	-	11	20	ns
t <sub>r</sub>	Rise Time	$R_{GEN} = 6 \Omega$	-	10	20	
t <sub>d(off)</sub>	Turn-off Delay Time	-		44	71	
t <sub>f</sub>	Fall Time			26	42	
Q <sub>g(TOT)</sub>	Total Gate Charge	$V_{GS} = 0V \text{ to } -10 \text{ V}, V_{DD} = -15 \text{ V}, I_D = -9.5 \text{ A}$	-	46	65	nC
	Total Gate Charge	$V_{GS} = 0V \text{ to } -5 \text{ V}, V_{DD} = -15 \text{ V}, I_D = -9.5 \text{ A}$	-	26	37	nC
Q <sub>gs</sub>	Gate to Source Charge	V <sub>DD</sub> = -15 V, I <sub>D</sub> = -9.5 A	-	6.4	-	nC
$Q_{gd}$	Gate to Drain "Miller" Charge	$V_{DD} = -15 \text{ V}, I_D = -9.5 \text{ A}$	_	13	_	nC
RAIN-SOL	JRCE DIODE CHARACTERISTICS					
$V_{SD}$	Source to Drain Diode Forward	V <sub>GS</sub> = 0 V, I <sub>S</sub> = -9.5 A (Note 2)	-	-0.89	-1.3	V
	Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = -1.6 A (Note 2)	-	-0.73	-1.2	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = -9.5 A, di/dt = 100 A/μs	-	24	38	ns
Q <sub>rr</sub>	Reverse Recovery Charge	7	-	15	27	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### **NOTES**

1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5  $\times$  1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  determined by the user's board design.



a) 53°C/W when mounted on a 1 in² pad of 2 oz copper



b) 125°C/W when mounted on a minimum pad

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%.
- 3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

#### TYPICAL CHARACTERISTICS

(T<sub>J</sub> = 25 °C UNLESS OTHERWISE NOTED)




Figure 1. On-Region Characteristics




Figure 3. Normalized On Resistance vs Junction Temperature





Figure 5. Transfer Characteristics



-ID, Drain Current (A)

Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage





Figure 4. On-Resistance vs Gate to Source Voltage



-V<sub>SD</sub>, Body Diode Forward Voltage (V)

Figure 6. Source to Drain Diode Forward Voltage vs Source Current

#### TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)

(T<sub>J</sub> = 25 °C UNLESS OTHERWISE NOTED)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. I<sub>gss</sub> vs V<sub>gss</sub>

#### TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)

(T<sub>J</sub> = 25 °C UNLESS OTHERWISE NOTED)




Figure 13. Single Pulse Maximum Power Dissipation




Figure 14. Junction-to-Ambient Transient Thermal Response Curve

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

IDENT

## PACKAGE DIMENSIONS


#### WDFN8 3.3x3.3, 0.65P CASE 511DR **ISSUE B**

**DATE 02 FEB 2022** 



- A. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- B. SEATING PLANE IS DEFINED BY TERMINAL TIPS ONLY
- C. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH PROTRUSIONS NOR GATE BURRS. MOLD FLASH PROTRUSION OR GATE BURR DOES NOT EXCEED 0.150MM.


DIM	MILLIMETERS				
DIM	MIN	NOM	MAX		
Α	0.70	0.75	0.80		
A1	0.00	ı	0.05		
А3	0.15	0.20	0.25		
b	0.27	0.32	0.37		
D	3.20	3.30	3.40		
D1	3.10	3.20	3.30		
D3	2.17	2.27	2.37		
Е	3.20	3.30	3.40		
E1	2.90	3.00	3.10		
E2	1.95	2.05	2.15		
E3	0.15	0.20	0.25		
E4	0.30	0.40	0.50		
E5	0.40 REF				
е	0.65 BSC				
L	0.30	0.40	0.50		
θ	0°	-	12°		




### RECOMMENDED LAND PATTERN

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

# Α 0.10 C 2X В PIN1 □ 0.10 C



**TOP VIEW** 



**BOTTOM VIEW** 

#### **GENERIC MARKING DIAGRAM\***

XXXX AYWW= XXXX = Specific Device Code = Assembly Location

= Year = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13650G	Electronic versions are uncontrolled except when accessed directly from the Document Reported versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN8 3.3x3.3, 0.65P		PAGE 1 OF 1	

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales