

# MOSFET - N-Channel, POWERTRENCH®

**60 V, 300 A, 1.1 m** $\Omega$ 

# FDBL86561-F085

#### **Features**

- Typical  $R_{DS(on)} = 0.85 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 80 \text{ A}$
- Typical  $Q_{g(tot)} = 170 \text{ nC}$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 80 \text{ A}$
- UIS Capability
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### **Applications**

- Automotive Engine Control
- PowerTrain Management
- · Solenoid and Motor Drivers
- Integrated Starter/Alternator
- Primary Switch for 12 V Systems


#### MOSFET MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V <sub>DSS</sub>	Drain-to-Source Voltage	60	V
V <sub>GS</sub>	Gate-to-Source Voltage	±20	V
I <sub>D</sub>	Drain Current – Continuous (V <sub>GS</sub> = 10), T <sub>C</sub> = 25°C (Note 1)	300	Α
	Pulsed Drain Current, T <sub>C</sub> = 25°C	See Figure 4	
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 2)	1167	mJ
$P_{D}$	Power Dissipation	429	W
	Derate Above 25°C	2.86	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature	-55 to +175	°C
$R_{ heta JC}$	Thermal Resistance, Junction to Case	0.35	°C/W
$R_{\theta JA}$	Maximum Thermal Resistance, Junction to Ambient (Note 3)	43	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Current is limited by bondwire configuration.
- 2. Starting  $T_J = 25$ °C, L = 0.57 mH,  $I_{AS} = 64$  A,  $V_{DD} = 40$  V during inductor charging and  $V_{DD} = 0$  V during time in avalanche.
- 3.  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design, while  $R_{\theta JA}$ is determined by the board design. The maximum rating presented here is based on mounting on a 1 in<sup>2</sup> pad of 2oz copper.

1



N-Channel



H-PSOF8L 11.68 × 9.80 CASE 100CU

#### MARKING DIAGRAM



&Z = Assembly Plant Code &3 = Numeric Date Code

&K = Lot Code

FDBL86561 = Specific Device Code

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
FDBL86561-F085	H-PSOF8L	2000 /
		Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## FDBL86561-F085

# $\textbf{ELECTRICAL CHARACTERISTICS} \ (T_J = 25^{\circ}C \ unless \ otherwise \ noted)$

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
OFF CHARA	CTERISTICS			-		•	
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		60	-	-	V
I <sub>DSS</sub>	Drain-to-Source Leakage Current	V <sub>DS</sub> = 60 V, V <sub>GS</sub> = 0 V	T <sub>J</sub> = 25°C	-	-	1	μΑ
			T <sub>J</sub> = 175°C (Note 4)	-	-	3	mA
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>GS</sub> = ±20 V		_	-	±100	nA
ON CHARAC	TERISTICS						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$		2.0	3.0	4.0	V
R <sub>DS(on)</sub>	Drain to Source on Resistance	I <sub>D</sub> = 80 A,	T <sub>J</sub> = 25°C	-	0.85	1.1	mΩ
		V <sub>GS</sub> = 10 V	T <sub>J</sub> = 175°C (Note 4)	_	1.5	2.2	mΩ
DYNAMIC CH	HARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0 V, f = 1 MHz		_	13650	_	pF
C <sub>oss</sub>	Output Capacitance			_	3375	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			_	255	_	pF
$R_g$	Gate Resistance	f = 1 MHz		-	2.3	_	Ω
Q <sub>g(ToT)</sub>	Total Gate Charge at 10 V	V <sub>GS</sub> = 0 to 10 V		_	170	220	nC
Q <sub>g(th)</sub>	Threshold Gate Charge	V <sub>GS</sub> = 0 to 2 V	I <sub>D</sub> = 80 A	_	24	32	nC
$Q_{gs}$	Gate-to-Source Gate Charge			-	56	-	nC
$Q_{gd}$	Gate-to-Drain "Miller" Charge			-	24	-	nC
SWITCHING	CHARACTERISTICS						
t <sub>on</sub>	Turn-On Time	$V_{DD} = 30 \text{ V}, I_{D} =$	80 A,	-	-	137	ns
t <sub>d(on)</sub>	Turn-On Delay	$V_{GS}$ = 10 V, $R_{GE}$	N = 6 Ω	-	45	-	ns
t <sub>r</sub>	Rise Time	]		-	61	-	ns
t <sub>d(off)</sub>	Turn-Off Delay			-	80	-	ns
t <sub>f</sub>	Fall Time			-	41	-	ns
t <sub>off</sub>	Turn-Off Time			-	-	156	ns
DRAIN-SOU	RCE DIODE CHARACTERISTIC						
$V_{SD}$	Source-to-Drain Diode Voltage	I <sub>SD</sub> = 80 A, V <sub>GS</sub> = 0 V		_	_	1.25	V
		I <sub>SD</sub> = 40 A, V <sub>GS</sub>	= 0 V	-	-	1.2	V
t <sub>rr</sub>	Reverse-Recovery Time	I <sub>F</sub> = 80 A, dI <sub>SD</sub> /d	t = 100 A/μs,	-	107	139	ns
Q <sub>rr</sub>	Reverse-Recovery Charge	V <sub>DD</sub> = 48 V		-	183	265	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. The maximum value is specified by design at T<sub>J</sub> = 175°C. Product is not tested to this condition in production.

#### **TYPICAL CHARACTERISTICS**




Figure 1. Normalized Power Dissipation vs. Case Temperature




Figure 2. Maximum Continuous Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

## FDBL86561-F085

#### TYPICAL CHARACTERISTICS (continued)




Figure 5. Forward Bias Safe Operating Area




Figure 7. Transfer Characteristics





Figure 9. Saturation Characteristics



Refer to onsemi Application Notes AN7514 and AN7515.

Figure 6. Unclamped Inductive Switching Capability




Figure 8. Forward Diode Characteristics




Figure 10. Saturation Characteristics

#### FDBL86561-F085

## TYPICAL CHARACTERISTICS (continued)




Figure 11. R<sub>DS(ON)</sub> vs. Gate Voltage




Figure 12. Normalized R<sub>DS(ON)</sub> vs. Junction Temperature




Figure 13. Normalized Gate Threshold Voltage vs. Temperature




Figure 14. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature




Figure 15. Capacitance vs. Drain to Source Voltage





Figure 16. Gate Charge vs. Gate to Source Voltage


POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.





# H-PSOF8L 11.68x9.80x2.30, 1.20P CASE 100CU

**DATE 30 JUL 2024** 



RECOMMENDATION \*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

#### NOTES:

HATCHED AREA

- 1. PACKAGE STANDARD REFERENCE: JEDEC MO-299, ISSUE B.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 3. "e" REPRESENTS THE TERMINAL PITCH.
- 4. THIS DIMENSION INCLUDES ENCAPSULATION THICKNESS "A1", AND PACKAGE BODY THICKNESS, BUT DOES NOT INCLUDE ATTACHED FEATURES, e.g., EXTERNAL OR CHIP CAPACITORS. AN INTEGRAL HEATSLUG IS NOT CONSIDERED AS ATTACHED FEATURE. 5. A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE
- 6. DIMENSIONS b1,L1,L2 APPLY TO PLATED TERMINALS.
- 7. THE LOCATION AND SIZE OF EJECTOR MARKS ARE OPTIONAL.
  8. THE LOCATION AND NUMBER OF FUSED LEADS ARE OPTIONAL.

DIM	MILLIMETERS			
	MIN.	NOM.	MAX.	
Α	2.20	2.30	2.40	
A1	1.70	1.80	1.90	
b	0.70	0.80	0.90	
b1	9.70	9.80	9.90	
b2	0.35	0.45	0.55	
С	0.40	0.50	0.60	
D	10.28	10.38	10.48	
D/2	5.09	5.19	5.29	
D1	10.98	11.08	11.18	
D2	3.20	3.30	3.40	
D3	2.60	2.70	2.80	
D4	4.45	4.55	4.65	
D5	3.20	3.30	3.40	
D6	0.55	0.65	0.75	
E	9.80	9.90	10.00	
E1	7.30	7.40	7.50	
E2	0.30	0.40	0.50	
E3	7.40	7.50	7.60	
E4	8.20	8.30	8.40	

DIM	MILLIMETERS			
	MIN.	NOM.	MAX.	
E5	9.36	9.46	9.56	
E6	1.10	1.20	1.30	
E7	0.15	0.18	0.21	
е	1.20 BSC			
e/2	(	0.60 BSC	;	
Н	11.58	11.68	11.78	
H/2	5.74	5.84	5.94	
H1	7.15 BSC			
L	1.90	2.00	2.10	
L1	0.60	0.70	0.80	
L2	0.50	0.60	0.70	
L3	0.70	0.80	0.90	
θ	10° REF			
θ1	10° REF			
aaa	0.20			
bbb	0.25			
ccc	0.20			
ddd	0.20			
eee	0.10			

## **GENERIC MARKING DIAGRAM\***

HEAT SLUG TERMINAL

Α = Assembly Location

**BOTTOM VIEW** 

D/2

= Year

L (8x)

(DATUM B)

WW = Work Week

= Assembly Lot Code XXXX = Specific Device Code

AYWWZZ XXXXXXX XXXXXXX

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13813G	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	H-PSOF8L 11.68x9.80x2.30, 1.20P		PAGE 1 OF 1	

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales