MOSFET – N-Channel, SUPERFET® II

800 V, 10 A, 650 mΩ

FCPF650N80Z

V_{DSS}	$R_{DS(ON)}$ MAX	I_D MAX
800 V	650 mΩ @ 10 V	10 A



N−Channel MOSFET



TO−220 Fullpack, 3−Lead / TO−220F−3SG
CASE 221AT

Description

SUPERFET II MOSFET is **onsemi**'s brand−new high voltage super−junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on−resistance and lower gate charge performance. This technology is tailored to minimize conduction loss, provide superior switching performance, dv/dt rate and higher avalanche energy. In addition, internal gate−source ESD diode allows to withstand over 2 kV HBM surge stress. Consequently, SUPERFET II MOSFET is very suitable for the switching power applications such as Audio, Laptop adapter, Lighting, ATX power and industrial power applications.

Features

- $R_{DS(on)}$ = 530 mΩ (Typ.)
- Ultra Low Gate Charge (Typ. Q_g = 27 nC)
- Low E_{oss} (Typ. 2.8 μJ @ 400 V)
- Low Effective Output Capacitance (Typ. $C_{oss(eff.)}$ = 124 pF)
- 100% Avalanche Tested
- ESD Improved Capability
- RoHS Compliant

Applications

- AC−DC Power Supply
- LED Lighting

MARKING DIAGRAM



FCPF650N80Z = Specific Device Code
A = Assembly Location
YWW = Date Code (Year & Work Week)
ZZ = Assembly Lot

ORDERING INFORMATION

Device	Package	Shipping
FCPF650N80Z	TO−220−3 (Pb−Free)	1000 Units / Tube

ABSOLUTE MAXIMUM RATINGS (T_C = 25°C unless otherwise specified)

Symbol	Parameter		FCPF650N80Z	Unit
V_{DSS}	Drain to Source Voltage		800	V
V_{GSS}	Gate to Source Voltage	– DC	±20	V
		– AC (f > 1 Hz)	±30	
I_D	Drain Current	– Continuous (T_C = 25°C)	10*	A
		– Continuous (T_C = 100°C)	6.3*	
I_{DM}	Drain Current	– Pulsed (Note 1)	24*	A
E_{AS}	Single Pulsed Avalanche Energy (Note 2)		204	mJ
I_{AR}	Avalanche Current (Note 1)		1.6	A
E_{AR}	Repetitive Avalanche Energy (Note 1)		0.305	mJ
dv/dt	MOSFET dv/dt		100	V/ns
	Peak Diode Recovery dv/dt (Note 3)		20	
P_D	Power Dissipation	(T_C = 25°C)	30.5	W
		– Derate above 25°C	0.24	W/°C
T_J, T_{STG}	Operating and Storage Temperature Range		–55 to +150	°C
T_L	Maximum Lead Temperature for Soldering, 1/8” from Case for 5 Seconds		300	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
*Drain current limited by maximum junction temperature.
1. Repetitive rating: pulse width limited by maximum junction temperature
2. I_{AS} = 1.6 A, R_G = 25 Ω, starting T_J = 25°C
3. $I_{SD} \le$ 10 A, di/dt ≤ 200A/μs, $V_{DD} \le BV_{DSS}$, starting T_J = 25°C

THERMAL CHARACTERISTICS

Symbol	Parameter	FCPF650N80Z	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case, Max.	4.1	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient, Max.	62.5	

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
BV_{DSS}	Drain to Source Breakdown Voltage	V_{GS} = 0 V, I_D = 1 mA, T_J = 25°C	800	–	–	V
ΔBV_{DSS} / ΔT_J	Breakdown Voltage Temperature Coefficient	I_D = 1 mA, Referenced to 25°C	–	0.8	–	V/°C
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 800 V, V_{GS} = 0 V	–	–	25	μA
		V_{DS} = 640 V, V_{GS} = 0 V, T_C = 125°C	–	–	250	
I_{GSS}	Gate to Body Leakage Current	V_{GS} = ±20 V, V_{DS} = 0 V	–	–	±10	μA
ON CHARACTERISTICS						
$V_{GS(th)}$	Gate Threshold Voltage	V_{GS} = V_{DS}, I_D = 0.8 mA	2.5	–	4.5	V
$R_{DS(on)}$	Static Drain to Source On Resistance	V_{GS} = 10 V, I_D = 4 A	–	530	650	mΩ
g_{FS}	Forward Transconductance	V_{DS} = 20 V, I_D = 4 A	–	7.8	–	S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	V_{DS} = 100 V, V_{GS} = 0 V, f = 1 MHz	–	1178	1565	pF
C_{oss}	Output Capacitance		–	36	48	pF
C_{rss}	Reverse Transfer Capacitance		–	0.84	–	pF
C_{oss}	Output Capacitance	V_{DS} = 480 V, V_{GS} = 0 V, f = 1 MHz	–	18	–	pF
$C_{oss(eff.)}$	Effective Output Capacitance	V_{DS} = 0 V to 480 V, V_{GS} = 0 V	–	124	–	pF
$Q_{g(tot)}$	Total Gate Charge at 10 V	V_{DS} = 640 V, I_D = 8 A, V_{GS} = 10 V (Note 4)	–	27	35	nC
Q_{gs}	Gate to Source Gate Charge		–	6	–	nC
Q_{gd}	Gate to Drain “Miller” Charge		–	11	–	nC
ESR	Equivalent Series Resistance	f = 1 MHz	–	1.9	–	Ω
SWITCHING CHARACTERISTICS						
$t_{d(on)}$	Turn−On Delay Time	V_{DD} = 400 V, I_D = 8 A, V_{GS} = 10 V, R_G = 4.7 Ω (Note 4)	–	17	44	ns
t_r	Turn−On Rise Time		–	11	32	ns
$t_{d(off)}$	Turn−Off Delay Time		–	40	90	ns
t_f	Turn−Off Fall Time		–	3.4	17	ns
DRAIN−SOURCE DIODE CHARACTERISTICS						
I_S	Maximum Continuous Drain to Source Diode Forward Current		–	–	10	A
I_{SM}	Maximum Pulsed Drain to Source Diode Forward Current		–	–	24	A
V_{SD}	Drain to Source Diode Forward Voltage	V_{GS} = 0 V, I_{SD} = 8 A	–	–	1.2	V
t_{rr}	Reverse Recovery Time	V_{GS} = 0 V, I_{SD} = 8 A, dI_F / dt = 100 A/μs	–	365	–	ns
Q_{rr}	Reverse Recovery Charge		–	5.9	–	μC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Essentially independent of operating temperature typical characteristics

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 1. On−Region Characteristics



Figure 2. Transfer Characteristics



Figure 3. On−Resistance Variation vs. Drain Current and Gate Voltage



Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature



Figure 5. Capacitance Characteristics



Figure 6. Gate Charge Characteristics

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



Figure 7. Breakdown Voltage Variation vs. Temperature



Figure 8. On−Resistance Variation vs. Temperature



Figure 9. Maximum Safe Operating Area



Figure 10. Maximum Drain Current vs. Case Temperature



Figure 11. E_{oss} vs. Drain to Source Voltage

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



Figure 12. Transient Thermal Response Curve



Figure 13. Gate Charge Test Circuit & Waveform



Figure 14. Resistive Switching Test Circuit & Waveforms



Figure 15. Unclamped Inductive Switching Test Circuit & Waveforms



Figure 16. Peak Diode Recovery dv/dt Test Circuit & Waveforms

TO−220 Fullpack, 3−Lead / TO−220F−3SG
CASE 221AT
ISSUE B

DATE 19 JAN 2021



Scale 1:1







DIM	MILLIMITERS		
	MIN	NOM	MAX
A	4.50	4.70	4.90
A1	2.56	2.76	2.96
A2	2.34	2.54	2.74
b	0.70	0.80	0.90
b2	~	~	1.47
c	0.45	0.50	0.60
D	15.67	15.87	16.07
D1	15.60	15.80	16.00
E	9.96	10.16	10.36
e	2.34	2.54	2.74
F	~	0.84	~
H1	6.48	6.68	6.88
L	12.78	12.98	13.18
L1	3.03	3.23	3.43
ø P	2.98	3.18	3.38
ø P1	~	1.00	~
Q	3.20	3.30	3.40

NOTES:
A. DIMENSION AND TOLERANCE AS ASME Y14.5-2009
B. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR PROTRUCSIONS.
C. OPTION 1 - WITH SUPPORT PIN HOLE
OPTION 2 - NO SUPPORT PIN HOLE

DOCUMENT NUMBER:	**98AON67439E**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	**TO−220 FULLPACK, 3−LEAD / TO−220F−3SG**		**PAGE 1 OF 1**

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales