

MOSFET – Power, N-Channel, SUPERFET[®] III, Easy Drive

650 V, 12 A, 260 mΩ

FCD260N65S3

Description

SUPERFET III MOSFET is **onsemi**'s brand-new high voltage super-junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on-resistance and lower gate charge performance. This advanced technology is tailored to minimize conduction loss, provide superior switching performance, and withstand extreme dv/dt rate. Consequently, SUPERFET III MOSFET Easy drive series helps manage EMI issues and allows for easier design implementation.


Features

- 700 V @ $T_J = 150$ °C
- Typ. $R_{DS(on)} = 222 \text{ m}\Omega$
- Ultra Low Gate Charge (Typ. Q_g = 24 nC)
- Low Effective Output Capacitance (Typ. Coss(eff.) = 248 pF)
- 100% Avalanche Tested
- These Devices are Pb-Free and are RoHS Compliant

Applications

- Computing / Display Power Supplies
- Telecom / Server Power Supplies
- Industrial Power Supplies
- Lighting / Charger / Adapter

V _{DSS}	R _{DS(ON)} MAX	I _D MAX
650 V	260 mΩ @ 10 V	12 A



POWER MOSFET



D-PAK CASE 369AS

MARKING DIAGRAM



\$Y = **onsemi** Logo

&Z = Assembly Plant Code &3 = Data Code (Year & Week)

&K = Lot

1

FCD260N65S3 = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

ABSOLUTE MAXIMUM RATINGS (T_C = 25°C, Unless otherwise specified)

Symbol	Parame	Value	Unit	
V_{DSS}	Drain to Source Voltage		650	V
V_{GSS}	Gate to Source Voltage	DC	±30	V
		AC (f > 1 Hz)	±30	V
I _D	Drain Current	Continuous (T _C = 25°C)	12	Α
		Continuous (T _C = 100°C)	7.6	
I _{DM}	Drain Current	Pulsed (Note 1)	30	Α
E _{AS}	Single Pulsed Avalanche Energy (Note 2)		57	mJ
I _{AS}	Avalanche Current (Note 1)		2.3	Α
E _{AR}	Repetitive Avalanche Energy (Note 1)		0.9	mJ
dv/dt	MOSFET dv/dt Peak Diode Recovery dv/dt (Note 3)		100	V/ns
			20	
P_{D}	Power Dissipation	(T _C = 25°C)	90	W
		Derate Above 25°C	0.72	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C
TL	Maximum Lead Temperature for Soldering, 1/8" from Case for 5 s		300	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Repetitive rating: pulse-width limited by maximum junction temperature.
 2. $I_{AS}=2.3$ A, $R_G=25$ Ω , starting $T_J=25^{\circ}C$.
 3. $I_{SD}\leq 6$ A, di/dt ≤ 200 A/ μ s, $V_{DD}\leq 400$ V, starting $T_J=25^{\circ}C$.

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case, Max.	1.39	°C/W
$R_{ hetaJA}$	Thermal Resistance, Junction to Ambient, Max. (Note 4)	40	

^{4.} Device on 1 in² pad 2 oz copper pad on 1.5 x 1.5 in. board of FR-4 material.

PACKAGE MARKING AND ORDERING INFORMATION

Part Number	Top Marking	Package	Reel Size	Tape Width	Shipping [†]
FCD260N65S3	FCD260N65S3	D-PAK	330 mm	16 mm	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
FF CHARACT	ERISTICS	•	•			
BV _{DSS}	Drain to Source Breakdown Voltage	$V_{GS} = 0 \text{ V, } I_D = 1 \text{ mA, } T_J = 25^{\circ}\text{C}$	650			V
		V _{GS} = 0 V, I _D = 1 mA, T _J = 150°C	700			V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I _D = 1 mA, Referenced to 25°C		0.66		V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 650 V, V _{GS} = 0 V			1	μΑ
		V _{DS} = 520 V, T _C = 125°C		0.77		1
I _{GSS}	Gate to Body Leakage Current	V _{GS} = ±30 V, V _{DS} = 0 V			±100	nA
N CHARACTE	ERISTICS	•				
V _{GS(th)}	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = 0.29 \text{ mA}$	2.5		4.5	V
R _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 6 A		222	260	mΩ
9FS	Forward Transconductance	V _{DS} = 20 V, I _D = 6 A		7.4		S
YNAMIC CHA	RACTERISTICS	•		•		
C _{iss}	Input Capacitance	V _{DS} = 400 V, V _{GS} = 0 V, f = 1 MHz		1010		pF
C _{oss}	Output Capacitance	7		25		pF
C _{oss(eff.)}	Effective Output Capacitance	V _{DS} = 0 V to 400 V, V _{GS} = 0 V		248		pF
C _{oss(er.)}	Energy Related Output Capacitance	V _{DS} = 0 V to 400 V, V _{GS} = 0 V		33		pF
Q _{g(tot)}	Total Gate Charge at 10 V	V _{DS} = 400 V, I _D = 6 A, V _{GS} = 10 V		24		nC
Q _{gs}	Gate to Source Gate Charge	(Note 5)		6.1		nC
Q _{gd}	Gate to Drain "Miller" Charge	7		9.7		nC
ESR	Equivalent Series Resistance	f = 1 MHz		8.7		Ω
WITCHING CH	HARACTERISTICS	•				
t _{d(on)}	Turn-On Delay Time	V _{DD} = 400 V, I _D = 6 A,		18		ns
t _r	Turn-On Rise Time	$V_{GS} = 10 \text{ V}, R_g = 4.7 \Omega$ (Note 5)		18		ns
t _{d(off)}	Turn-Off Delay Time			49		ns
t _f	Turn-Off Fall Time	7		12		ns
OURCE-DRAI	N DIODE CHARACTERISTICS		-	-	-	
I _S	Maximum Continuous Source to Drain Diode Forward Current				12	Α
I _{SM}	Maximum Pulsed Source to Drain Diode Fo	ulsed Source to Drain Diode Forward Current			30	Α
V _{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _{SD} = 6 A			1.2	V
t _{rr}	Reverse Recovery Time	V _{DD} = 400 V, I _{SD} = 6 A,		251		ns
Q _{rr}	Reverse Recovery Charge	dl _F /dt = 100 A/μs		3.4		μC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Essentially independent of operating temperature typical characteristics.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs.
Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 6. Gate Charge Characteristics

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 11. $E_{\mbox{OSS}}$ vs. Drain to Source Voltage




Figure 8. On–Resistance Variation vs. Temperature




Figure 10. Maximum Drain Current vs. Case Temperature

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)




Figure 12. Transient Thermal Response Curve




Figure 13. Gate Charge Test Circuit & Waveform




Figure 14. Resistive Switching Test Circuit & Waveforms




Figure 15. Unclamped Inductive Switching Test Circuit & Waveforms




Figure 16. Peak Diode Recovery dv/dt Test Circuit & Waveforms

SUPERFET is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.





DPAK3 6.10x6.54x2.29, 4.57P CASE 369AS **ISSUE B**

DATE 20 DEC 2023

- NOTES: UNLESS DTHERWISE SPECIFIED

 A) THIS PACKAGE CONFORMS TO JEDEC, TO-252, ISSUE F, VARIATION AA.


 B) ALL DIMENSIONS ARE IN MILLIMETERS.

 C) DIMENSIONING AND TOLERANCING PER


 - D)


A

- F)
- DIMENSIONING AND TOLERANCING PER
 ASME Y14.5M-2018.
 SUPPLIER DEPENDENT MOLD LOCKING HOLES OR CHAMFERED
 CORNERS OR EDGE PROTRUSION.
 FOR DIODE PRODUCTS, L4 IS 0.25 MM MAX PLASTIC BODY
 STUB WITHOUT CENTER LEAD.
 DIMENSIONS ARE EXCLUSIVE OF BURRS,
 MOLD FLASH AND TIE BAR EXTRUSIONS.
 LAND PATTERN RECOMMENDATION IS BASED ON IPC7351A STD
 T0228P991X239-3N.



L4 θ			1.02 10°	
L3	0.89	1.08	1.27	
L2	0.51 BSC			
L1	2.90 REF			
L	1.40	1.59	1.78	
Н	9.40	9.91	10.41	
e1	4.572 BSC			
е	2.286 BSC			
E1	4.32			
Ε	6.35	6.54	6.73	
D1	5.21			
D	5.97	6.10	6.22	
c2	0.45	0.52	0.58	
С	0.45	0.53	0.61	
b3	5.21	5.34	5.46	
b2	0.76	0.95	1.14	
b	0.64	0.77	0.89	
A1	0.00	-	0.127	
Α	2.18	2.29	2.39	
ויונע	MIN.	N□M.	MAX.	
DIM	MILLIMETERS			





A

5.55	MIN
6,40	6.50 MIN
1 4.5	2.85 MIN 1.25 MIN 2.286

LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON DUR
PB-FREE STRATEGY AND SOLDERING DETAILS,
PLEASE DOWNLOAD THE ON SEMICONDUCTOR
SOLDERING AND MOUNTING TECHNIQUES
REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM*

XXXXXX XXXXXX AYWWZZ

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

XXXX = Specific Device Code

= Assembly Location Α

Υ

WW = Work Week

77 = Assembly Lot Code

DESCRIPTION	DPΔK3 6 10x6 54x2 29 4 57P		PAGE 1 OF 1
DOCUMENT NUMBER:	98AON13810G	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales