

AR0132AT6C00XPEAH3-S215-GEVB

AR0132AT Evaluation Board User's Manual



ON Semiconductor®

www.onsemi.com

Evaluation Board Overview

The evaluation boards are designed to demonstrate the features of image sensors products from ON Semiconductor. This headboard is intended to plug directly into the Demo 3 system. Test points and jumpers on the board provide access to the clock, I/Os, and other miscellaneous signals.

Features

- Clock Input
 - ◆ Default – 27 MHz Crystal Oscillator
 - ◆ Optional Demo 3 Controlled MCLK
- Two-wire Serial Interface
 - ◆ Selectable Base Address
- Parallel Interface
- HiSPi (High Speed Serial Pixel) Interface
- ROHS Compliant

Block Diagram

EVAl BOARD USER'S MANUAL



Figure 1. AR0132AT Evaluation Board




Figure 2. Block Diagram of AR0132AT6C00XPEAH3-S215-GEVB

AR0132AT6C00XPEAH3-S215-GEVB

Top View




Figure 3. Top View of the Board – Default Jumpers

Bottom View




Figure 4. Bottom View of the Board – Connector

Jumper Pin Locations

The jumpers on headboards start with Pin 1 on the leftmost side of the pin. Grouped jumpers increase in pin size with each jumper added.



Figure 5. Pin Locations for a Single Jumper. Pin 1 is Located at the Leftmost Side and Increases as it Moves to the Right




Figure 6. Pin Locations and Assignments of Grouped Jumpers. Pin 1 is Located at the Top-Left Corner and Increases in a Zigzag Fashion Shown in the Picture

Jumper/Header Functions & Default Positions

Table 1. JUMPERS AND HEADERS

Jumper/Header No.	Jumper/Header Name	Pins	Description
P3	VPP	Open	OTPM Programming Voltage Not Supplied
P4	SADDR	2–3 (Default)	I ² C Address Set to 0x20
		1–2	I ² C Address Set to 0x30
P5	TEST	2–3 (Default)	Set to Normal Mode
		Open	Set to Test Mode
P6	OE_N	2–3 (Default)	Parallel Output Enabled
		Open	Parallel Output Disabled; HiSPi Output Enabled
P7	FLASH	1	+5V0
		2	GND
		3	FLASH
		4	+3V3
P8	STANDBY	2–3 (Default)	Normal Mode
		1–2	Standby Mode
P14	ATEST	1–2 (Default)	ATEST → GND
P16	VDD_IO	1–2 (Default)	1.8 V Operation of Sensor
		2–3	2.8 V Operation of Sensor
P18	HiSPi Mode	1–2 (Default)	SLVS Mode
		2–3	Hi-VCM Mode

AR0132AT6C00XPEAH3–S215–GEVB


Table 1. JUMPERS AND HEADERS (continued)

Jumper/Header No.	Jumper/Header Name	Pins	Description
P19	Master Clock	1–2 (Default)	On-Board Oscillator (27 MHz)
		2–3	AR0132 Evaluation Board MCLK
P24	I ² C	1–2 & 3–4 (Default)	Demo 3 SCL & SDA Connected to Sensor SCL & SDA Respectively
P27	EEPROM Addr. Sel	3–4 Open & 1–2 Closed (Default)	EEPROM Address Set to 0xA8
		3–4 Open & 1–2 Closed	EEPROM Address Set to 0xAC
		3–4 Open & 1–2 Closed	EEPROM Address Set to 0xA4
		3–4 Open & 1–2 Closed	EEPROM Address Set to 0xA0
P28	TRIGGER	1–2	Trigger Input Enabled
		Open (Default)	Connect Generator Between Pin 1 and GND
SW1	RESET	N/A	When Pushed, 240 ms Reset Signal will be Sent to AR0132

Interfacing to ON Semiconductor Demo 3 Baseboard

The ON Semiconductor Demo 3 baseboard has a similar 52-pin connector which mates with J1 of the headboard.

The four mounting holes secure the baseboard and the headboard with spacers and screws.

ON Semiconductor and the  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative