
# 4-Channel Low Capacitance Dual-Voltage ESD Protection Array

#### **Features**

- Three Channels of Low Voltage ESD Protection
- One Channel of High Voltage ESD Protection
- Provides ESD Protection to IEC61000-4-2 Level 4:
  - ♦ ±8 kV Contact Discharge (Pins 1–3)
  - ◆ ±15 kV Contact Discharge (Pin 4)
- Low Channel Input Capacitance
- Minimal Capacitance Change with Temperature and Voltage
- High Voltage Zener Diode Protects Supply Rail
- No Need for External Bypass Capacitors
- Each I/O Pin can Withstand over 1000 ESD Strikes\*
- These Devices are Pb-Free and are RoHS Compliant

#### TYPICAL APPLICATION



Note: All grounds must be connected.




### ON Semiconductor®

http://onsemi.com



UDFN8 D4 SUFFIX CASE 517BC

#### **ELECTRICAL SCHEMATIC**



Note: Pins 5 and 6 to 8 are connected to a common substrate.

#### **MARKING DIAGRAM**



P41 = CM1641-04D4 M = Date Code • Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
CM1641-04D4	UDFN-8 0.4 mm	3000/Tape & Reel
	(Pb-Free)	


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

<sup>\*</sup>Standard test condition is IEC61000-4-2 level 4 test circuit with each pin subjected to ±8 kV contact discharge for 1000 pulses. Discharges are timed at 1 second intervals and all 1000 strikes are completed in one continuous test run. The part is then subjected to standard production test to verify that all of the tested parameters are within spec after the 1000 strikes.

**Table 1. PIN DESCRIPTIONS** 

	4-Channel, 8-Lead, UDFN-8 Package				
Pin	Name	Type	Description		
1	CH1	I/O	LV Low-capacitance ESD Channel		
2	CH2	I/O	LV Low-capacitance ESD Channel		
3	СНЗ	I/O	LV Low-capacitance ESD Channel		
4	V <sub>CC</sub>	HV V <sub>DD</sub>	HV ESD Channel		
5	GND	-	Ground		
6	V <sub>N</sub>	_	Negative Voltage Supply Rail		
7	V <sub>N</sub>	_	Negative Voltage Supply Rail		
8	V <sub>N</sub>	_	Negative Voltage Supply Rail		
DAP	GND	-	Die Attach Pad (Ground)		

#### PACKAGE / PINOUT DIAGRAMS



#### **SPECIFICATIONS**

**Table 2. ABSOLUTE MAXIMUM RATINGS** 

Parameter	Rating	Units
DC Voltage on Low-Voltage Pins	6.0	V
DC Voltage on High-Voltage Pins (V <sub>CC</sub> pin)	14.5	V
Storage Temperature Range	-65 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

**Table 3. STANDARD OPERATING CONDITIONS** 

Parameter	Rating	Units
Operating Temperature Range	-40 to +85	°C

Table 4. ELECTRICAL OPERATING CHARACTERISTICS (Note 1)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>F</sub>	LV Diode Reverse Voltage (Positive Voltage)	I <sub>F</sub> = 10 mA, T <sub>A</sub> = 25°C	6.8	8.2	9.2	V
	LV Diode Forward Voltage (Negative Voltage)	I <sub>F</sub> = 10 mA, T <sub>A</sub> = 25°C	-1.05	-0.90	-0.60	
I <sub>LEAK</sub>	LV Channel Leakage Current	$T_A = -30^{\circ}C \text{ to } 65^{\circ}C, V_{IN} = 3.3 \text{ V}$ $V_N = 0 \text{ V}$			100	nA
C <sub>IN</sub>	LV Channel Input Capacitance	At 1 MHz, V <sub>N</sub> = 0 V, V <sub>IN</sub> = 1.65 V		1.2	1.5	pF
$\Delta C_{IN}$	LV Channel Input Capacitance Matching	At 1 MHz, V <sub>N</sub> = 0 V, V <sub>IN</sub> = 1.65 V		0.02		pF
I <sub>LEAK_HV</sub>	HV Channel Leakage Current	$T_A = 25^{\circ}C, V_{CC} = 11 \text{ V}, V_N = 0 \text{ V}$		0.1	1.0	μΑ
C <sub>IN_HV</sub>	HV Channel Input Capacitance	At 1 MHz, V <sub>N</sub> = 0 V, V <sub>IN</sub> = 2.5 V		53		pF
V <sub>F_HV</sub>	HV Diode Breakdown Voltage Positive Voltage	I <sub>F</sub> = 10 mA, T <sub>A</sub> = 25°C	14.6		17.7	٧
V <sub>ESD</sub>	ESD Protection Peak Discharge Voltage at any channel input, in system Contact Discharge per IEC 61000-4-2 Standard	T <sub>A</sub> = 25°C	±8 (Pin 1–3) ±15 (Pin 4)			kV

Table 4. ELECTRICAL OPERATING CHARACTERISTICS (Note 1)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>CL</sub>	LV Channel Clamp Voltage (Pin 1-3) Positive Transients Negative Transients	T <sub>A</sub> = 25°C, I <sub>PP</sub> = 1 A, t <sub>P</sub> = 8/20 μS		+9.64 -1.75		V
R <sub>DYN</sub>	Dynamic Resistance LV Channel Positive Transients LV Channel Negative Transients HV Channel Positive Transients HV Channel Negative Transients	$I_{PP}$ = 1 A, $t_P$ = 8/20 $\mu$ S Any I/O Pin to Ground		0.72 0.59 1.20 0.36		Ω

<sup>1.</sup> All parameters specified at  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  unless otherwise noted.

#### PERFORMANCE INFORMATION

#### Input Channel Capacitance Performance Curves for Low Voltage Pins




Figure 1. Typical Variation of  $C_{IN}$  vs.  $V_{IN}$  (Low Voltage Inputs, f = 1 MHz,  $V_N$  = 0 V)




Figure 2. Typical Variation of  $C_{IN}$  vs. Temperature (Low Voltage Inputs, f = 1 MHz,  $V_N$  = 0 V)

#### CM1641

# PERFORMANCE INFORMATION (Cont'd)

# Typical Filter Performance for Low Voltage Pins

Nominal conditions unless specified otherwise, 50  $\Omega$  Environment.




Figure 3. Channel 1 vs. All GND Pins (0 V DC Bias)




Figure 4. Channel 2 vs. All GND Pins (0 V DC Bias)

## CM1641

# PERFORMANCE INFORMATION (Cont'd)

# **Typical Filter Performance for Low Voltage Pins**

Nominal conditions unless specified otherwise, 50  $\Omega$  Environment.




Figure 5. Channel 3 vs. All GND Pins (0 V DC Bias)





△|010|C

PIN A1 REFERENCE


△ 0.10 C

**UDFN8, 1.7x1.35, 0.4P**CASE 517BC
ISSUE A

**DATE 11 AUG 2022** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2004.
- 2. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.25MM FORM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.




TOP VIEW


Α


В


Ē



ALTERNATE CONSTRUCTIONS








# GENERIC MARKING DIAGRAMS\*



XXX = Specific Device Code
M = Date Code
Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.



RECOMMENDED
MOUNTING FOOTPRINT\*

\* For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

DOCUMENT NUMBER:	98AON47060E	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	UDFN8, 1.7x1.35, 0.4P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales