CM1231-02SO

2, 4 and 8-Channel Low-Capacitance ESD Protection Array

Product Description

The CM1231–02SO is a member of the XtremeESD™ product family and is specifically designed for next generation deep submicron ASIC protection. These devices are ideal for protecting systems with high data and clock rates and for circuits requiring low capacitive loading such as USB 2.0.

The CM1231–02SO incorporates the PicoGuard XP™ dual stage ESD architecture which offers dramatically higher system level ESD protection compared with traditional single clamp designs. In addition, the CM1231–02SO provides a controlled filter roll-off for even greater spurious EMI suppression and signal integrity.

The CM1231–02SO protects against ESD pulses up to ±12 kV contact on the “OUT” pins per the IEC 61000–4–2 standard.

The device also features easily routed “pass-through” differential pinouts in a 6-lead SOT23 package.

Features

- Two Channels of ESD Protection
- Exceeds ESD Protection to IEC61000–4–2 Level 4:
  - ±12 kV Contact Discharge (OUT Pins)
- Two-Stage Matched Clamp Architecture
- Matching-of-Series Resistor (R) of ±10 mΩ Typical
- Flow-Through Routing for High-Speed Signal Integrity
- Differential Channel Input Capacitance Matching of 0.02 pF Typical
- Improved Powered ASIC Latchup Protection
- Dramatic Improvement in ESD Protection vs. Best in Class Single-Stage Diode Arrays
  - 40% Reduction in Peak Clamping Voltage
  - 40% Reduction in Peak Residual Current
- Withstands over 1000 ESD Strikes*
- Available in a SOT23–6 Package
- These Devices are Pb-Free and are RoHS Compliant

Applications

- USB Devices Data Port Protection
- General High-Speed Data Line ESD Protection

*Standard test condition is IEC61000–4–2 level 4 test circuit with each (AOUT/BOUT) pin subjected to ±12 kV contact discharge for 1000 pulses. Discharges are timed at 1 second intervals and all 1000 strikes are completed in one continuous test run.
Table 1. PIN DESCRIPTIONS

<table>
<thead>
<tr>
<th>Pin</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>AOUT</td>
<td>Bidirectional clamp to Connector (Outside the system)</td>
</tr>
<tr>
<td>2</td>
<td>VN</td>
<td>Ground return to Shield</td>
</tr>
<tr>
<td>3</td>
<td>AN</td>
<td>Bidirectional clamp to ASIC (Inside the system)</td>
</tr>
<tr>
<td>4</td>
<td>BIN</td>
<td>Bidirectional clamp to ASIC (Inside the system)</td>
</tr>
<tr>
<td>5</td>
<td>VP</td>
<td>Bias voltage (optional)</td>
</tr>
<tr>
<td>6</td>
<td>BOUT</td>
<td>Bidirectional clamp to Connector (Outside the system)</td>
</tr>
</tbody>
</table>

Table 2. ABSOLUTE MAXIMUM RATINGS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Rating</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating Supply Voltage (VP)</td>
<td>6.0</td>
<td>V</td>
</tr>
<tr>
<td>Diode Forward DC Current (AOUT/BOUT Side)</td>
<td>8.0</td>
<td>mA</td>
</tr>
<tr>
<td>Continuous Current through Signal Pins (IN to OUT) 1000 hours</td>
<td>125</td>
<td>mA</td>
</tr>
<tr>
<td>Operating Temperature Range</td>
<td>-40 to +85</td>
<td>°C</td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>-65 to +150</td>
<td>°C</td>
</tr>
<tr>
<td>DC Voltage at any channel input</td>
<td>(VN − 0.5) to (VP + 0.5)</td>
<td>V</td>
</tr>
<tr>
<td>Package Power Rating (SOT23–6)</td>
<td>225</td>
<td>mW</td>
</tr>
</tbody>
</table>

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

http://onsemi.com
Table 3. ELECTRICAL OPERATING CHARACTERISTICS (Note 1)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_P$</td>
<td>Operating Supply Voltage</td>
<td>$V_P = 5 \text{ V}$</td>
<td>5</td>
<td>5.5</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$I_{CCS}$</td>
<td>Operating Supply Current</td>
<td>$V_P = 5 \text{ V}$</td>
<td>1</td>
<td></td>
<td></td>
<td>$\mu\text{A}$</td>
</tr>
<tr>
<td>$V_F$</td>
<td>Diode Forward Voltage</td>
<td>$I_F = 8 \text{ mA}, T_A = 25^{\circ} \text{C}$</td>
<td>0.60</td>
<td>0.80</td>
<td>0.95</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Top Diode</td>
<td>$\text{ }$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Bottom Diode</td>
<td>$\text{ }$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{ESD}$</td>
<td>ESD Protection, Contact Discharge per IEC 61000–4–2 Standard</td>
<td>$T_A = 25^{\circ} \text{C}$</td>
<td>±12</td>
<td></td>
<td>±4</td>
<td>kV</td>
</tr>
<tr>
<td></td>
<td>OUT–to–$V_N$ Contact</td>
<td>$\text{ }$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>IN–to–$V_N$ Contact</td>
<td>$\text{ }$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{RES}$</td>
<td>Residual ESD Peak Current on RDUP (Resistance of Device Under Protection)</td>
<td>IEC 61000–4–2 8 kV RDUP = 5 $\Omega$, $T_A = 25^{\circ} \text{C}$</td>
<td>2.3</td>
<td></td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>$V_{CL}$</td>
<td>Channel Clamp Voltage</td>
<td>$I_{PP} = 1 \text{ A}, T_A = 25^{\circ} \text{C}, t_P = 8/20 \mu \text{s}$, Zap at OUT, Measure at IN</td>
<td>+9</td>
<td></td>
<td>−1.4</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Positive Transients</td>
<td>$\text{ }$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Negative Transients</td>
<td>$\text{ }$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$R_{DYN}$</td>
<td>Dynamic Resistance</td>
<td>$I_{PP} = 1 \text{ A}, T_A = 25^{\circ} \text{C}, t_P = 8/20 \mu \text{s}$, Zap at OUT, Measure at IN</td>
<td>0.4</td>
<td></td>
<td>0.3</td>
<td>$\Omega$</td>
</tr>
<tr>
<td></td>
<td>Positive Transients</td>
<td>$\text{ }$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Negative Transients</td>
<td>$\text{ }$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$C_{OUT}$</td>
<td>OUT Capacitance</td>
<td>$f = 1 \text{ MHz}, V_P = 5.0 \text{ V}, V_{IN} = 2.5 \text{ V}, V_{OSC} = 30 \text{ mV}$ (Note 2)</td>
<td>1.5</td>
<td></td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td>$\Delta C_{OUT}$</td>
<td>Channel to Channel Capacitance Match</td>
<td>$f = 1 \text{ MHz}, V_P = 5.0 \text{ V}, V_{IN} = 2.5 \text{ V}, V_{OSC} = 30 \text{ mV}$ (Note 2)</td>
<td>0.02</td>
<td></td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td>$R_S$</td>
<td>Series Resistance</td>
<td>$\text{ }$</td>
<td>1</td>
<td></td>
<td></td>
<td>$\Omega$</td>
</tr>
<tr>
<td>$\Delta R_S$</td>
<td>Channel to Channel Resistance Match</td>
<td>$\text{ }$</td>
<td>±10</td>
<td>±30</td>
<td></td>
<td>m$\Omega$</td>
</tr>
</tbody>
</table>

1. All parameters specified at $T_A = -40^{\circ} \text{C}$ to $+85^{\circ} \text{C}$ unless otherwise noted.
2. Capacitance measured from OUT to $V_N$ with IN floating.
SINGLE AND DUAL CLAMP ESD PROTECTION

The following sections describe the standard single clamp ESD protection device and the dual clamp ESD protection architecture of the CM1231–02SO.

Single Clamp ESD Protection

Conceptually, an ESD protection device performs the following actions upon a strike of ESD discharge into the protected ASIC (see Figure 1).

1. When an ESD potential is applied to the system under test (contact or air–discharge), Kirchoff’s Current Law (KCL) dictates that the Electrical Overstress (EOS) currents will immediately divide throughout the circuit, based on the dynamic impedance of each path.

2. Ideally, the classic shunt ESD clamp will switch within 1 ns to a low–impedance path and return the majority of the EOS current to the chassis shield/reference ground. In actuality, if the ESD component’s response time ($t_{CLAMP}$) is slower than the ASIC it is protecting, or if the Dynamic Resistance ($R_{DYN}$) is not significantly lower than the ASIC’s I/O cell circuitry, then the ASIC will have to absorb a large amount of the EOS energy, and may be more likely to fail.

3. Subsequent to the ESD/EOS event, both devices must immediately return to their original specifications, ready for an additional strike. Any deterioration in parasitics or clamping capability should be considered a failure, as it can affect signal integrity or subsequent protection capability (this is known as “multi–strike” capability.)

![Figure 1. Single Clamp ESD Protection Block Diagram](image)

Dual Clamp ESD Protection

In the CM1231–02SO dual clamp PicoGuard XP™ architecture, the first stage begins clamping immediately, as it does in the single clamp case. The dramatically reduced $I_{RES}$ current from stage one passes through the $1 \Omega$ series element and then gradually feeds into the stage two ESD device (see Figure 2). The series inductive and resistive elements further limit the current into the second stage, and greatly attenuate the resultant peak incident pulse presented at the ASIC side of the device.

This disconnection between the outside node and the inside ASIC node allows the stage one clamps to turn on and remain in the shunt mode before the ASIC begins to shunt the reduced residual pulse. This gives the advantage to the ESD component in the current division equation, and dramatically reduces the residual energy that the ASIC must dissipate.
The PicoGuard XP™ two-stage per channel matched clamp architecture with isolated clamp rails features a series element to radically reduce the residual ESD current (IRES) that enters the ASIC under protection (see Figure 3). From stage 1 to stage 2, the signal lines go through matched dual 1 Ω resistors.

The function of the series element (dual 1 Ω resistors for the CM1231–02SO) is to optimize the operation of the stage two diodes to reduce the final IRES current to a minimum while maintaining an acceptable insertion impedance that is negligible for the associated signaling levels.

Each stage consists of a traditional low-cap Dual Rail Clamp structure which steer the positive or negative ESD current pulse to either the positive (VP) or negative (VN) supply rail.

A zener diode is embedded between VP and VN, offering two advantages. First, it protects the VCC rail against ESD strikes. Second, it eliminates the need for an additional bypass capacitor to shunt the positive ESD strikes to ground.

The CM1231–02SO therefore replaces as many as seven discrete components, while taking advantage of precision internal component matching for improved signal integrity, which is not otherwise possible with discrete components at the system level.
Advantages of the CM1231–02SO Dual Stage ESD Protection Architecture

Figure 4 illustrates a single stage ESD protection device. The inductor element represents the parasitic inductance arising from the bond wire and the PCB trace leading to the ESD protection diodes.

![Figure 4. Single Stage ESD Protection Model](image)

Figure 5 illustrates one of the two CM1231–02SO channels. Similarly, the inductor elements represent the parasitic inductance arising from the bond wire and PCB traces leading to the ESD protection diodes as well.

![Figure 5. CM1231–02SO Dual Stage ESD Protection Model](image)

CM1231–02SO Inductor Elements

In the CM1231–02SO dual stage PicoGuard XP™ architecture, the inductor elements and ESD protection diodes interact differently compared to the single stage model.

In the single stage model, the inductive element presents high impedance at high frequency, i.e. during an ESD strike. The impedance increases the resistance of the conduction path leading to the ESD protection element. This limits the speed that the ESD pulse can discharge through the single stage protection element.

In the PicoGuard XP™ architecture, the inductance elements are in series to the conduction path leading to the protected device. The elements actually help to limit the current and voltage striking the protected device.

The reactance of the series and the inductor elements in the second stage forces more of the ESD strike current to be shunted through the first stage. At the same time the voltage drop across series element helps to lower the clamping voltage at the protected terminal.

The inductor elements also tune the impedance of the stage by cancelling the capacitive load presented by the ESD diodes to the signal line. This improves the signal integrity and makes the ESD protection stages more transparent to the high bandwidth data signals passing through the channel.

The innovative PicoGuard XP™ architecture turns the disadvantages of the parasitic inductive elements into useful components that help to limit the ESD current strike to the protected device and also improves the signal integrity of the system by balancing the capacitive loading effects of the ESD diodes.
CM1231–02SO

GRAPHICAL COMPARISON AND TEST SETUP

The following graphs (see Figure 6, Figure 7 and Figure 8) show that the CM1231–02SO (dual stage ESD protector) lowers the peak voltage and clamping voltage by 40% across a wide range of loading conditions in comparison to a standard single stage device. This data was derived using the test setups shown in Figure 9 and Figure 10.

![Normalized Vpeak](image)

*RDUP indicates the amount of Resistance (load) supplied to the Device Under Protection (DUP) through a variable resistor.

![Normalized Vclamp Initial (0-50ns)](image)

![IRES](image)

Figure 6. IEC 61000–4–2 Vpeak vs. Loading (RDUP*)

Figure 7. IEC 61000–4–2 Vclamp vs. Loading (RDUP*)

Figure 8. IEC 61000–4–2 IRES (Residual ESD Peak Current) vs. Loading (RDUP)
IEC 61000–4–2
Test Standards

Figure 9. Single Stage ESD Device Test Setup

IEC 61000–4–2
Test Standards

Figure 10. CM1231–02SO Test Setup
PERFORMANCE INFORMATION

Figure 11. Clamping Voltage vs. Peak Current

Figure 12. Capacitance vs. Bias Voltage
Typical Filter Performance (Nominal Conditions unless Specified Otherwise, 0 V DC bias, 50 Ω Environment)

Figure 13. Typical Single-Ended S21 Plot (1 dB/div, 3 MHz to 6 GHz)
CM1231–02SO Application and Guidelines

The CM1231–02SO has an integrated zener diode between VP and VN (for each of the two stages). This greatly reduces the effect of supply rail inductance L₂ on VₕL by clamping VP at the breakdown voltage of the zener diode. However, for the lowest possible VₕL, especially when VP is biased at a voltage significantly below the zener breakdown voltage, it is recommended that a 0.22 μF ceramic chip capacitor be connected between VP and the ground plane.

With the CM1231–02SO, this additional bypass capacitor is generally not required.

As a general rule, the ESD Protection Array should be located as close as possible to the point of entry of expected electrostatic discharges. The power supply bypass capacitor mentioned above should be as close to the VP pin of the Protection Array as possible, with minimum PCB trace lengths to the power supply, ground planes and between the signal input and the ESD device to minimize stray series inductance.

Figure 14. Typical Layout with Optional VP Cap Footprint

Additional Information

See also ON Semiconductor Application Note, “Design Considerations for ESD Protection,” in the Applications section.
SOT–23, 6 Lead
CASE 527AJ
ISSUE B
DATE 29 FEB 2012

NOTES:
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DATUM C IS THE SEATING PLANE.

**GENERIC MARKING DIAGRAM***

XXX M

XXX = Specific Device Code
M = Date Code
* = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, “G” or microdot "*", may or may not be present.

**RECOMMENDED SOLDERING FOOTPRINT***

**DIMENSIONS: MILLIMETERS**

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

---

**DOCUMENT NUMBER:** 98AON34321E

**DESCRIPTION:** SOT–23, 6 LEAD

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.

© Semiconductor Components Industries, LLC, 2019

www.onsemi.com