CAT24M01

EEPROM Serial 1-Mb I²C

Description

The CAT24M01 is a EEPROM Serial 1-Mb I²C, internally organized as 131,072 words of 8 bits each.

It features a 256-byte page write buffer and supports the Standard (100 kHz), Fast (400 kHz) and Fast–Plus (1 MHz) I²C protocol.

Write operations can be inhibited by taking the WP pin High (this protects the entire memory).

External address pins make it possible to address up to four CAT24M01 devices on the same bus.

On–Chip ECC (Error Correction Code) makes the device suitable for high reliability applications.

Features

• Supports Standard, Fast and Fast–Plus I²C Protocol
• 1.8 V to 5.5 V Supply Voltage Range
• 256–Byte Page Write Buffer
• Hardware Write Protection for Entire Memory
• Schmitt Triggers and Noise Suppression Filters on I²C Bus Inputs (SCL and SDA)
• Low Power CMOS Technology
• 1,000,000 Program/Erase Cycles
• 100 Year Data Retention
• Industrial and Extended Temperature Range
• 8–pin, SOIC, TSSOP and 8–pad UDFN Packages
• These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Figure 1. Functional Symbol
MARKING DIAGRAMS

![MARKING DIAGRAMS](image)

24M01A = Specific Device Code
A = Assembly Location
Y = Production Year (Last Digit)
M = Production Month (1−9, O, N, D)
XXX = Last Three Digits of
Assembly Lot Number

M0L = Specific Device Code
A = Assembly Location Code
LL = Assembly Lot Number
Y = Year
M = Month

• = Pb−Free Package

Table 1. ABSOLUTE MAXIMUM RATINGS

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Ratings</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Storage Temperature</td>
<td>–65 to +150</td>
<td>°C</td>
</tr>
<tr>
<td>Voltage on any Pin with Respect to Ground (Note 1)</td>
<td>–0.5 to +6.5</td>
<td>V</td>
</tr>
</tbody>
</table>

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. The DC input voltage on any pin should not be lower than –0.5 V or higher than VCC + 0.5 V. During transitions, the voltage on any pin may undershoot to no less than –1.5 V or overshoot to no more than VCC + 1.5 V, for periods of less than 20 ns.

Table 2. RELIABILITY CHARACTERISTICS (Note 2)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>NEND (Notes 3, 4)</td>
<td>Endurance</td>
<td>1,000,000</td>
<td>Program/Erase Cycles</td>
</tr>
<tr>
<td>TDR</td>
<td>Data Retention</td>
<td>100</td>
<td>Years</td>
</tr>
</tbody>
</table>

2. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC−Q100 and JEDEC test methods.

3. Test Condition: Page Mode, VCC = 5 V, 25°C.

4. The device uses ECC (Error Correction Code) logic with 6 ECC bits to correct one bit error in 4 data bytes. Therefore, when a single byte has to be written, 4 bytes (including the ECC bits) are re-programmed. It is recommended to write by multiple of 4 bytes in order to benefit from the maximum number of write cycles.

Table 3. D.C. OPERATING CHARACTERISTICS

VCC = 1.8 V to 5.5 V, TA = –40°C to +85°C and VCC = 2.5 V to 5.5 V, TA = –40°C to +125°C, unless otherwise specified.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test Conditions</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICR</td>
<td>Read Current</td>
<td>Read, fSCL = 400 kHz / 1 MHz</td>
<td>1</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>CCW</td>
<td>Write Current</td>
<td>VCC = 1.8 V</td>
<td>3.5</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>SB</td>
<td>Standby Current</td>
<td>All I/O Pins at GND or VCC</td>
<td>TTA = –40°C to +85°C</td>
<td>2</td>
<td>μA</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>I/O Pin Leakage</td>
<td>Pin at GND or VCC</td>
<td>TTA = –40°C to +85°C</td>
<td>1</td>
<td>μA</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VIH1</td>
<td>Input Low Voltage</td>
<td>2.5 V ≤ VCC ≤ 5.5 V</td>
<td>−0.5</td>
<td>0.3 VCC</td>
<td>V</td>
</tr>
<tr>
<td>VIH2</td>
<td>Input High Voltage</td>
<td>1.8 V ≤ VCC ≤ 2.5 V</td>
<td>−0.5</td>
<td>0.25 VCC</td>
<td>V</td>
</tr>
<tr>
<td>VIH3</td>
<td>Input High Voltage</td>
<td>2.5 V ≤ VCC ≤ 5.5 V</td>
<td>0.7 VCC</td>
<td>VCC + 0.5</td>
<td>V</td>
</tr>
<tr>
<td>VIH4</td>
<td>Input High Voltage</td>
<td>1.8 V ≤ VCC ≤ 2.5 V</td>
<td>0.75 VCC</td>
<td>VCC + 0.5</td>
<td>V</td>
</tr>
<tr>
<td>VIL1</td>
<td>Output Low Voltage</td>
<td>VCC ≥ 2.5 V, IOL = 3.0 mA</td>
<td>0.4</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VIL2</td>
<td>Output Low Voltage</td>
<td>VCC &lt; 2.5 V, IOL = 1.0 mA</td>
<td>0.2</td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>
Table 4. PIN IMPEDANCE CHARACTERISTICS

\( V_{CC} = 1.8 \text{ V to } 5.5 \text{ V, } T_A = -40^\circ \text{C to } +85^\circ \text{C and } V_{CC} = 2.5 \text{ V to } 5.5 \text{ V, } T_A = -40^\circ \text{C to } +125^\circ \text{C, unless otherwise specified.} \)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_IN (Note 5)</td>
<td>SDA I/O Pin Capacitance</td>
<td>( V_{IN} = 0 \text{ V} )</td>
<td>8</td>
<td>pF</td>
</tr>
<tr>
<td>C_IN (Note 5)</td>
<td>Input Capacitance (other pins)</td>
<td>( V_{IN} = 0 \text{ V} )</td>
<td>6</td>
<td>pF</td>
</tr>
<tr>
<td>( I_{WP}, I_A ) (Note 6)</td>
<td>WP Input Current, Address Input Current (A1, A2)</td>
<td>( V_{IN} &lt; V_{IH}, V_{CC} = 5.5 \text{ V} )</td>
<td>75</td>
<td>( \mu \text{A} )</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( V_{IN} &lt; V_{IH}, V_{CC} = 3.3 \text{ V} )</td>
<td>50</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( V_{IN} &lt; V_{IH}, V_{CC} = 1.8 \text{ V} )</td>
<td>25</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( V_{IN} &gt; V_{IH} )</td>
<td>2</td>
<td></td>
</tr>
</tbody>
</table>

5. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

6. When not driven, the WP, A1, A2 pins are pulled down to GND internally. For improved noise immunity, the internal pull–down is relatively strong; therefore the external driver must be able to supply the pull–down current when attempting to drive the input HIGH. To conserve power, as the input level exceeds the trip point of the CMOS input buffer (~ 0.5 x \( V_{CC} \)), the strong pull–down reverts to a weak current source.

Table 5. A.C. CHARACTERISTICS (Note 7)

\( V_{CC} = 1.8 \text{ V to } 5.5 \text{ V, } T_A = -40^\circ \text{C to } +85^\circ \text{C and } V_{CC} = 2.5 \text{ V to } 5.5 \text{ V, } T_A = -40^\circ \text{C to } +125^\circ \text{C, unless otherwise specified.} \)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Standard ( V_{CC} = 1.8 \text{ V to } 5.5 \text{ V} )</th>
<th>Fast ( V_{CC} = 1.8 \text{ V to } 5.5 \text{ V} )</th>
<th>Fast-Plus ( V_{CC} = 2.5 \text{ V to } 5.5 \text{ V} )</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min</td>
<td>Max</td>
<td>Min</td>
</tr>
<tr>
<td>F_SCL</td>
<td>Clock Frequency</td>
<td>100</td>
<td>400</td>
<td></td>
</tr>
<tr>
<td>t_HI:STA</td>
<td>START Condition Hold Time</td>
<td>4</td>
<td>0.6</td>
<td>0.25</td>
</tr>
<tr>
<td>t_LOW</td>
<td>Low Period of SCL Clock</td>
<td>4.7</td>
<td>1.3</td>
<td></td>
</tr>
<tr>
<td>t_HI:STA</td>
<td>START Condition Setup Time</td>
<td>4</td>
<td>0.6</td>
<td></td>
</tr>
<tr>
<td>t_HI:DAT</td>
<td>Data In Hold Time</td>
<td>4.7</td>
<td>0.6</td>
<td></td>
</tr>
<tr>
<td>t_SU:DAT</td>
<td>Data In Setup Time</td>
<td>250</td>
<td>100</td>
<td></td>
</tr>
<tr>
<td>t_IN (Note 8)</td>
<td>SDA and SCL Rise Time</td>
<td></td>
<td></td>
<td>1,000</td>
</tr>
<tr>
<td>t_F (Note 8)</td>
<td>SDA and SCL Fall Time</td>
<td></td>
<td></td>
<td>300</td>
</tr>
<tr>
<td>t_SU:STO</td>
<td>STOP Condition Setup Time</td>
<td>4</td>
<td>0.6</td>
<td></td>
</tr>
<tr>
<td>t_BUF</td>
<td>Bus Free Time Between STOP and START</td>
<td>4.7</td>
<td>1.3</td>
<td></td>
</tr>
<tr>
<td>t_AA</td>
<td>SCL Low to Data Out Valid</td>
<td>3.5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_DH</td>
<td>Data Out Hold Time</td>
<td>50</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( T_i ) (Note 8)</td>
<td>Noise Pulse Filtered at SCL and SDA Inputs</td>
<td>50</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_SU:WP</td>
<td>WP Setup Time</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_HI:WP</td>
<td>WP Hold Time</td>
<td>2.5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_WR</td>
<td>Write Cycle Time</td>
<td>5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_PU (Notes 8, 9)</td>
<td>Power-up to Ready Mode</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

7. Test conditions according to “A.C. Test Conditions” table.
8. Tested initially and after a design or process change that affects this parameter.
9. \( t_{PU} \) is the delay between the time \( V_{CC} \) is stable and the device is ready to accept commands.

Table 6. A.C. TEST CONDITIONS

| Input Levels | 0.2 x \( V_{CC} \) to 0.8 x \( V_{CC} \) |
| Input Rise and Fall Times | \( \leq 50 \text{ ns} \) |
| Input Reference Levels | 0.3 x \( V_{CC} \), 0.7 x \( V_{CC} \) |
| Output Reference Levels | 0.5 x \( V_{CC} \) |
| Output Load | Current Source: \( I_L = 3 \text{ mA (} V_{CC} \geq 2.5 \text{ V}) \); \( I_L = 1 \text{ mA (} V_{CC} < 2.5 \text{ V}) \); \( C_L = 100 \text{ pF} \) |

www.onsemi.com
Power-On Reset (POR)

The CAT24M01 incorporates Power-On Reset (POR) circuitry which protects the internal logic against powering up in the wrong state.

The device will power up into Standby mode after V_{CC} exceeds the POR trigger level and will power down into Reset mode when V_{CC} drops below the POR trigger level. **This bi-directional POR behavior protects the device against brown-out failure, following a temporary loss of power.**

Pin Description

SCL: The Serial Clock input pin accepts the Serial Clock signal generated by the Master.

SDA: The Serial Data I/O pin receives input data and transmits data stored in EEPROM. In transmit mode, this pin is open drain. Data is acquired on the positive edge, and is delivered on the negative edge of SCL.

A1 and A2: The Address pins accept the device address. These pins have on-chip pull-down resistors.

WP: The Write Protect input pin inhibits all write operations, when pulled HIGH. This pin has an on-chip pull-down resistor.

Functional Description

The CAT24M01 supports the Inter–Integrated Circuit (I^{2}C) Bus data transmission protocol, which defines a device that sends data to the bus as a transmitter and a device receiving data as a receiver. Data flow is controlled by a Master device, which generates the serial clock and all START and STOP conditions. The CAT24M01 acts as a Slave device. Master and Slave alternate as either transmitter or receiver. Up to 4 devices may be connected to the bus as determined by the device address inputs A1 and A2.

I^{2}C Bus Protocol

The I^{2}C bus consists of two ‘wires’, SCL and SDA. The two wires are connected to the V_{CC} supply via pull–up resistors. Master and Slave devices connect to the 2–wire bus via their respective SCL and SDA pins. The transmitting device pulls down the SDA line to ‘transmit’ a ‘0’ and releases it to ‘transmit’ a ‘1’.

Data transfer may be initiated only when the bus is not busy (see A.C. Characteristics).

During data transfer, the SDA line must remain stable while the SCL line is HIGH. An SDA transition while SCL is HIGH will be interpreted as a START or STOP condition (Figure 2).

START

The START condition precedes all commands. It consists of a HIGH to LOW transition on SDA while SCL is HIGH. The START acts as a ‘wake-up’ call to all receivers. Absent a START, a Slave will not respond to commands.

STOP

The STOP condition completes all commands. It consists of a LOW to HIGH transition on SDA while SCL is HIGH. The STOP starts the internal Write cycle (when following a Write command) or sends the Slave into standby mode (when following a Read command).

Device Addressing

The Master initiates data transfer by creating a START condition on the bus. The Master then broadcasts an 8–bit serial Slave address. The first 4 bits of the Slave address are set to 1010, for normal Read/Write operations (Figure 3). The next 2 bits, A2, A1, select one of 4 possible memory devices connected on a single I^{2}C bus. The A2 and A1 bits must match the state of the external address pins. The seventh bit, a16 is the most significant internal address bit. The last bit, R/W, specifies whether a Read (1) or Write (0) operation is to be performed. To select an internal memory location (data byte) a 17–bit address word is required: a16 bit from the Slave address byte followed by two address bytes.

Acknowledge

After processing the Slave address, the Slave responds with an acknowledge (ACK) by pulling down the SDA line during the 9th clock cycle (Figure 4). The Slave will also acknowledge the byte address and every data byte presented in Write mode. In Read mode the Slave shifts out a data byte, and then releases the SDA line during the 9th clock cycle. If the Master acknowledges the data, then the Slave continues transmitting. The Master terminates the session by not acknowledging the last data byte (NoACK) and by sending a STOP to the Slave. Bus timing is illustrated in Figure 5.
Figure 2. Start/Stop Timing

START CONDITION

SDA

STOP CONDITION

SCL

Figure 3. Slave Address Bits

A2 A1 a16 R/W

DEVICE ADDRESS

Figure 4. Acknowledge Timing

BUS RELEASE DELAY (TRANSMITTER)

BUS RELEASE DELAY (RECEIVER)

DATA OUTPUT FROM TRANSMITTER

DATA OUTPUT FROM RECEIVER

START

ACK DELAY ($\leq t_{AA}$)

ACK SETUP ($\geq t_{SU:DAT}$)

Figure 5. Bus Timing

SCL

tF

tR

SCL FROM MASTER

SCL

SDA IN

tSU:STA

tHD:STA

tSU:DAT

tHD:DAT

tLOW

SDA OUT

tBUF

tOH

tAA

www.onsemi.com

5
WRITE OPERATIONS

Byte Write
In Byte Write mode the Master sends a START, followed by Slave address, two byte address and data to be written (Figure 6). The Slave acknowledges all 4 bytes, and the Master then follows up with a STOP, which in turn starts the internal Write operation (Figure 7). During internal Write, the Slave will not acknowledge any Read or Write request from the Master.

Page Write
The CAT24M01 contains 131,072 bytes of data, arranged in 512 pages of 256 bytes each. The most significant 9 bits of the address word (a16 from the Slave Address byte and most significant Address byte) identify the page and the last 8 bits identify the byte within the page. The 17-bit address word (a16 from the Slave Address byte followed by two address bytes) points to the first byte to be written. Up to 256 bytes can be written in one Write cycle (Figure 8).

The internal byte address counter is automatically incremented after each data byte is loaded. If the Master transmits more than 256 data bytes, then earlier bytes will be overwritten by later bytes in a ‘wrap-around’ fashion (within the selected page). The internal Write cycle starts immediately following the STOP.

Acknowledge Polling
Acknowledge polling can be used to determine if the CAT24M01 is busy writing or is ready to accept commands. Polling is implemented by interrogating the device with a ‘Selective Read’ command (see READ OPERATIONS).

The CAT24M01 will not acknowledge the Slave address, as long as internal Write is in progress.

Hardware Write Protection
With the WP pin held HIGH, the entire memory is protected against Write operations. If the WP pin is left floating or is grounded, it has no impact on the operation of the CAT24M01. The state of the WP pin is strobed on the last falling edge of SCL immediately preceding the first data byte (Figure 9). If the WP pin is HIGH during the strobe interval, the CAT24M01 will not acknowledge the data byte and the Write request will be rejected.

Delivery State
The CAT24M01 is shipped erased, i.e., all bytes are FFh.
Figure 6. Byte Write Timing

Figure 7. Write Cycle Timing

Figure 8. Page Write Timing

Figure 9. WP Timing
READ OPERATIONS

Immediate Address Read

In standby mode, the CAT24M01 internal address counter points to the data byte immediately following the last byte accessed by a previous operation. If that ‘previous’ byte was the last byte in memory, then the address counter will point to the 1st memory byte, etc.

When, following a START, the CAT24M01 is presented with a Slave address containing a ‘1’ in the R/W bit position (Figure 10), it will acknowledge (ACK) in the 9th clock cycle, and will then transmit data being pointed at by the internal address counter. The Master can stop further transmission by issuing a NoACK, followed by a STOP condition.

Selective Read

The Read operation can also be started at an address different from the one stored in the internal address counter. The address counter can be initialized by performing a ‘dummy’ Write operation (Figure 11). Here the START is followed by the Slave address (with the R/W bit set to ‘0’) and the desired two byte address. Instead of following up with data, the Master then issues a 2nd START, followed by the ‘Immediate Address Read’ sequence, as described earlier.

Sequential Read

If the Master acknowledges the 1st data byte transmitted by the CAT24M01, then the device will continue transmitting as long as each data byte is acknowledged by the Master (Figure 12). If the end of memory is reached during sequential Read, then the address counter will ‘wrap-around’ to the beginning of memory, etc. Sequential Read works with either ‘Immediate Address Read’ or ‘Selective Read’, the only difference being the starting byte address.

Figure 10. Immediate Address Read Timing

Figure 11. Selective Read Timing

Figure 12. Sequential Read Timing
## ORDERING INFORMATION  (Note 10)

<table>
<thead>
<tr>
<th>Device Order Number</th>
<th>Specific Device Marking</th>
<th>Package Type</th>
<th>Temperature Range</th>
<th>Lead Finish</th>
<th>Shipping†</th>
</tr>
</thead>
<tbody>
<tr>
<td>CAT24M01WI–GT3</td>
<td>24M01A</td>
<td>SOIC–8, JEDEC</td>
<td>−40°C to +85°C</td>
<td>NiPdAu</td>
<td>Tape &amp; Reel, 3,000 Units / Reel</td>
</tr>
<tr>
<td>CAT24M01XI–T2</td>
<td>24M01A</td>
<td>SOIC–8, EIAJ</td>
<td>−40°C to +85°C</td>
<td>Matte–Tin</td>
<td>Tape &amp; Reel, 2,000 Units / Reel</td>
</tr>
<tr>
<td>CAT24M01YI–GT3</td>
<td>M01C</td>
<td>TSSOP–8</td>
<td>−40°C to +85°C</td>
<td>NiPdAu</td>
<td>Tape &amp; Reel, 3,000 Units / Reel</td>
</tr>
<tr>
<td>CAT24M01HUSI–GT3</td>
<td>MOL</td>
<td>UDFN8</td>
<td>−40°C to +85°C</td>
<td>NiPdAu</td>
<td>Tape &amp; Reel, 3,000 Units / Reel</td>
</tr>
<tr>
<td>CAT24M01WE–GT3</td>
<td>24M01A</td>
<td>SOIC–8, JEDEC</td>
<td>−40°C to +125°C</td>
<td>NiPdAu</td>
<td>Tape &amp; Reel, 3,000 Units / Reel</td>
</tr>
</tbody>
</table>

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

10. All packages are RoHS-compliant (Lead-free, Halogen-free).

ON Semiconductor is licensed by the Philips Corporation to carry the I2C bus protocol.

www.onsemi.com
NOTES:

2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSIONS b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.25 MM FROM TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

GENERICAL MARKING DIAGRAM*

XXX = Specific Device Code
A = Assembly Location Code
LL = Assembly Lot
Y = Year
M = Month
= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "×", may or may not be present.
SOIC 8, 150 mils
CASE 751BD-01
ISSUE O

DATE 19 DEC 2008

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>1.35</td>
<td>1.75</td>
<td></td>
</tr>
<tr>
<td>A1</td>
<td>0.10</td>
<td>0.25</td>
<td></td>
</tr>
<tr>
<td>b</td>
<td>0.33</td>
<td>0.51</td>
<td></td>
</tr>
<tr>
<td>c</td>
<td>0.19</td>
<td>0.25</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>4.80</td>
<td>5.00</td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>5.80</td>
<td>6.20</td>
<td></td>
</tr>
<tr>
<td>E1</td>
<td>3.80</td>
<td>4.00</td>
<td></td>
</tr>
<tr>
<td>e</td>
<td></td>
<td>1.27</td>
<td>BSC</td>
</tr>
<tr>
<td>h</td>
<td>0.25</td>
<td>0.50</td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>0.40</td>
<td>1.27</td>
<td></td>
</tr>
<tr>
<td>$\theta$</td>
<td>$0^\circ$</td>
<td>$8^\circ$</td>
<td></td>
</tr>
</tbody>
</table>

Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MS-012.
SOIC–8, 208 mils
CASE 751BE–01
ISSUE 0

DATE 19 DEC 2008

Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with EIAJ EDR-7320.

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>0.05</td>
<td>0.25</td>
<td></td>
</tr>
<tr>
<td>A1</td>
<td>0.36</td>
<td>0.48</td>
<td></td>
</tr>
<tr>
<td>b</td>
<td>0.19</td>
<td>0.25</td>
<td></td>
</tr>
<tr>
<td>c</td>
<td>5.13</td>
<td>5.33</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>7.75</td>
<td>8.26</td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>5.13</td>
<td>5.38</td>
<td></td>
</tr>
<tr>
<td>E1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>e</td>
<td>1.27 BSC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>0.51</td>
<td>0.76</td>
<td></td>
</tr>
<tr>
<td>θ</td>
<td>0º</td>
<td>8º</td>
<td></td>
</tr>
</tbody>
</table>

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.
TSSOP8, 4.4x3
CASE 948AL-01
ISSUE O

DATE 19 DEC 2008

Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MO-153.

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>0.05</td>
<td>1.20</td>
<td></td>
</tr>
<tr>
<td>A1</td>
<td>0.80</td>
<td>0.90</td>
<td>1.05</td>
</tr>
<tr>
<td>A2</td>
<td>0.19</td>
<td></td>
<td></td>
</tr>
<tr>
<td>b</td>
<td>0.09</td>
<td>0.20</td>
<td></td>
</tr>
<tr>
<td>c</td>
<td>2.90</td>
<td>3.00</td>
<td>3.10</td>
</tr>
<tr>
<td>D</td>
<td>6.30</td>
<td>6.40</td>
<td>6.50</td>
</tr>
<tr>
<td>E</td>
<td>0.30</td>
<td>0.75</td>
<td>6.40</td>
</tr>
<tr>
<td>E1</td>
<td>0.50</td>
<td>0.90</td>
<td>8.50</td>
</tr>
<tr>
<td>e</td>
<td>0.65</td>
<td></td>
<td>BSC</td>
</tr>
<tr>
<td>L</td>
<td>1.00</td>
<td></td>
<td>REF</td>
</tr>
<tr>
<td>L1</td>
<td>0.50</td>
<td>0.60</td>
<td>0.75</td>
</tr>
<tr>
<td>θ</td>
<td>0°</td>
<td>8°</td>
<td></td>
</tr>
</tbody>
</table>

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

© Semiconductor Components Industries, LLC, 2019 www.onsemi.com