

ON Semiconductor

Is Now

onsemi™

To learn more about onsemi™, please visit our website at
www.onsemi.com

onsemi and **onsemi** and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi** product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.



PD Rectifier Bridge Circuits

OVERVIEW

Power over Ethernet (PoE) is a technology which allows power sourcing equipment (PSE) to safely transfer power to a powered device (PD) through an Ethernet cable.

The maximum amount of power that can be transferred from the PSE to the PD is defined by the different IEEE 802.3 Power over Ethernet standards, of which there are currently three. PSE compliant with the 802.3af standard can deliver up to 15.4 W, PSE compliant with the 802.3at standard can deliver up to 30 W, and PSE compliant with the latest 802.3bt standard can support up to 90 W.

The majority of the power transferred to the PD normally goes to a DC-DC converter to supply loads such as a camera or an IP phone. However, not all the power delivered at the PSE output will be available to this load, due to a number of reasons. First of all, power loss occurs due to the resistance of the Ethernet cable. Additionally, the combined efficiency of the PD's bridge rectifier and DC-DC converter is typically around 90%. It is important to keep in mind that the power is limited in a PoE system. When designing a powered device, reducing the power loss in the rectification and conversion stage means more power is available to the loads.

ON Semiconductor®

www.onsemi.com

APPLICATION NOTE

ON Semiconductor has developed several PD controllers that enable the device connected to these controllers to be compliant with the PoE standard. The most recent of these is the NCP1096, which supports IEEE 802.3af/at and IEEE 802.3bt standards.

This application note will primarily focus on the rectifiers integrated in the NCP1096 evaluation board. Different rectifier topologies have been studied to assess how to reduce the power losses in these stages: the diode bridge topology, the active topology (GreenBridge™ 2) and a diode + MOSFET topology. Measurements have been made to evaluate the power losses for each topology.




Figure 1. Main Components of a Power over Ethernet System

OVERVIEW OF A POWER OVER ETHERNET SYSTEM

A PoE system consists of three major parts: the power sourcing equipment (PSE) providing power; the link, which in this case is an Ethernet cable used to transfer data and power; and the powered device (PD), which will receive the power.

Power Sourcing Equipment (PSE)

The PSE provides power to the PD by applying a voltage to the network cable through the center tap of the LAN transformer. There are two types of PSE: an Endpoint PSE, which is an Ethernet data switch with built-in PSE functionality, and a Midspan PSE, which is a separate power injector (when using an Ethernet switch without PSE functionality). The PSE used to test the NCP1096 evaluation board was the Phihong POE90U-1BT, which is compliant with the IEEE802.3bt standard and able to deliver up to 90 W.

To achieve the high power requirements of the IEEE802.3bt standard, the minimum output voltage of the PSE has been increased to 52 V (while keeping the 57 V max) and power can be transferred to the PD through all four pairs. This is a change from the previous standards, where power could only be transmitted through two pairs.

Link

A network conductor consists of eight conducting wires which are twisted in pairs. Wires are twisted to reduce electromagnetic radiation from the pair and to avoid crosstalk between pairs. Data is transmitted on a pair in the Ethernet cable in differential mode, while power is transferred through common mode. One important thing to take into account when implementing a PoE installation is to consider the Ethernet cable length, as this is the main determining factor of overall resistance. The higher the resistance, the higher the power dissipation on the cable will be and the lower the power available to the PD.

Powered Device

The powered device will draw power from the PSE. Since the DC voltage applied by the PSE does not have a fixed polarity, it is necessary to have a rectifier stage integrated in the PD to avoid any failure or destruction.

The classes represent the maximum average power drawn by the PD. According to 802.3bt, there are eight classes numbered from 1 to 8. The table below shows these classes and the corresponding minimum voltages and maximum current for 100 m of Cat5 cable (12.5 Ω/pairset).

The minimum voltage for class 1 – 4 mentioned is for a two pair operation.

Table 1. CLASSES

Class	Maximum Average Power into the PD (W)	Minimum DC Voltage on the PSE Output (V)	Minimum DC Voltage on the PD Input (V)	Maximum Current Drawn by the PD (mA)	
Class 1	3.84	44	42.8	90	} 2 pairs used (4 pairs possible)
Class 2	6.49	44	42	155	
Class 3	13	44	39.9	326	
Class 4	25.5	50	42.5	600	
Class 5	40	50	44.3	903	} 4 pairs used
Class 6	51	50	42.5	1200	
Class 7	62	52	42.9	1445	
Class 8	71.3	52	41.1	1735	

AND9986

NCP1096

The NCP1096 is part of the ON Semiconductor PoE PD controller family. It is a controller that enables any device connected to it to be compliant with the IEEE802.3af/at and IEEE802.3bt standards. This component has all the features needed to allow a PSE to power up a device. It provides the

correct detection and classification signature to the PSE so that the PSE knows that a powered device is connected and can determine the amount of power requested by the PD.

The following points will present the different functionalities implemented in the NCP1096.




Figure 2. NCP1096 Functionality

Detection

The detection step allows the PSE to detect if a PD is connected in order to make sure that power is not applied to a device which is not capable of receiving power. During detection, the PSE measures the detection signature resistance by applying at least two voltages (within the range 2.8 V – 10 V) and probing the corresponding current. The detection procedure can be executed on each set of pairs separately. A PD should present a valid detection signature on each set of pairs.

Due to the voltage offset inserted by the rectifier stage, the PSE performs two measurements in order to have the slope of the curve $I(V)$. This slope will not be impacted by this offset and will represent the differential resistance seen by the PSE during the detection.

$$R_{\text{measured}} = \frac{V_2 - V_1}{I_2 - I_1} \quad (\text{eq. 1})$$

$$V_{\text{offset}} = \frac{V_2 \times I_1 - V_1 \times I_2}{I_1 - I_2} \quad (\text{eq. 2})$$

For a device connected to the PSE to have a valid detection signature, the resistance measured by the power sourcing equipment should be between 23.7 k Ω and 26.3 k Ω . To avoid any issues during detection, the offset voltage of the input rectifier bridge should be less than 1.7 V.




Figure 3. Detection Circuit in the NCP1096

In order to present a valid detection signature to the PSE, a 26.1 k Ω resistor should be connected between the COSC and DET pins of the NCP1096. During detection, the COSC and DET switches are turned on, and once the detection is completed they are turned off in order to reduce the power consumption.

Classification

During classification, the PD and the PSE negotiate the amount of power that the PSE will allocate to the PD. During this phase the PD indicates to the PSE the maximum power that it may draw, according to its class. In some cases, the PD can be assigned less power than requested: this is called power demotion.

The PD indicates its class by generating a particular current signature. This current profile is sensed and decoded by the PSE. In the NCP1096, the values of the resistors connected to the pins CLA and CLB define the class of the PD. In the case of a power demotion, the pin NCM and NCL indicate which class has been assigned to the PD by the PSE.

Table 2. DETECTION CIRCUIT IN THE NCP1096

PD Class	PD Power	R _{CLASSA}	R _{CLASSB}
0	13 W	4.5 kΩ	4.5 kΩ
1	3.84 W	909 Ω	909 Ω
2	6.49 W	511 Ω	511 Ω
3	13 W	332 Ω	332 Ω
4	25.5 W	232 Ω	232 Ω
5	40.0 W	232 Ω	4.5 kΩ
6	51.0 W	232 Ω	909 Ω
7	62.0 W	232 Ω	511 Ω
8	71.3 .. 90 W	232 Ω	332 Ω

Table 3. CLASSIFICATION RESULT

Requested Class	NCM	NCL	Assigned Class	Assigned Power
4	open	open	3	13 W
	open	low	4	25.5 W
	low	X		
5	open	open	3	13 W
	open	low	4	25.5 W
	low	X	5	40 W
6	open	open	3	13 W
	open	low	4	25.5 W
	low	X	6	51 W
7	open	open	3	13 W
	open	low	4	25.5 W
	low	open	6	51 W
	low	low	7	62 W
8	open	open	3	13 W
	open	low	4	25.5 W
	low	open	6	51 W
	low	low	8	71.3 .. 90 W

Inrush

Inrush current limitation has been implemented in the NCP1096 in order to avoid a huge amount of current flowing through the capacitor C_{pd} during power up. This inrush control circuit consists of an internal transistor (pass switch), that is operated in its active region by a current regulation loop. During this phase, the voltage of the PD input capacitance increases to the supply voltage applied by the PSE (up to 57 V).

System Startup

Once the inrush phase is completed, the supply voltage is set at its final maximum value, and the pin PGO of the NCP1096 is floating in order to indicate to the DC-DC converter that the power up process is complete.

• *Good to know*

♦ *Offset voltage:*

Because the detection resistor is located behind the rectifier, there will be a voltage drop in this rectifier stage before the voltage reaches the detection resistor. The value of this offset will depend on the rectifier topology used.

♦ *Reflected voltage*

If a voltage of 0 V to 57 V is applied on mode A and the pairs of mode B are not connected to any pair of mode A, the voltage which appears across a 100 kΩ resistor connected to mode B is called the reflected voltage. This voltage has to be less than 2.8 V. This limit is there to avoid the PD from damaging the PSE. This parameter is also a way of characterising reverse leakage current for the diode bridge.

RECTIFIER TOPOLOGIES

Since the NCP1096 can be powered by either one or two sets of pairs, the NCP1096 evaluation board contains two rectifier stages, one for each set of pairs. Three different topologies of PD rectifiers have been implemented in the NCP1096 evaluation board: diode bridge, diode + MOSFET bridge, and active bridge which uses MOSFET transistors. Each of these topologies will be detailed below, with a

description of the architecture of each rectifier bridge topology and their operating principles. Following this, the results of the power dissipation measurements made on each topology for different class levels will be presented, in addition to a temperature evaluation for each topology. These measurements help to demonstrate the advantages and drawbacks of each topology.

The Diode Bridge Topology Operation




Figure 4. Diode Bridge Architecture




Figure 5. Diode Bridge Board 20 mm x 20 mm

Table 4.

Designator	Quantity	Description	Manufacturer Part Number
D1–D8	8	Schottky Rectifier, 4 A / 100 V	NRV TSA4100ET3G

The diode bridge of the NCP1096 evaluation board is made from Schottky diodes (specifically the ON Semiconductor part NRV TSA4100ET3G). Schottky diodes were used instead of conventional diodes as they have a lower power consumption due to their lower forward voltage, thus helping to improve the efficiency of the system.

D1–D2–D3–D4 bridge is connected to pairset 1 while D5–D6–D7–D8 bridge is connected to pairset 2. Depending on the polarity of the voltage applied at the input of the diode bridge, you could have the diode pairs D1–D4 and D6–D7 or D2–D3 and D5–D8 conducting.

Diode + MOSFET Bridge Topology Operation

This topology is a mix between diodes and MOSFET transistors in order to find a compromise between the cost of the rectifier and its efficiency. In order to drive the MOSFET according to the input voltage and the detection constraint, a circuit with 27 V Zener diodes (D3 and D4) and 15 V Zener

diodes (D5 and D6) has been used. This circuit will disable the MOSFET during the detection and classification. This circuit consists mainly of ON Semiconductor components, including the FDS89161, which is a chip made of two MOSFETs.




Figure 6. Diode + MOSFET Bridge Schematic




Figure 7. Diode + MOSFET bridge board 27 mm x 20 mm

Table 5.

Designator	Quantity	Description	Manufacturer Part Number
D1, D2	4	Schottky Rectifier, 4 A / 100 V	NRV TSA4100ET3G
Q1	2	Dual N-Channel MOSFET	FDS89141
D3, D4	4	Zener	MM3Z27VST1G
R1, R2	4	Resistor	RC0603FR-0733KL
R3, R4	4	Resistor	RC0603FR-07100KL
D5	2	Dual Common Anode Zeners	MMBZ15VALT1G

During the detection phase (Figure 8), as the input voltage is lower than the breakdown voltage of the Zener diodes, no current will flow through the MOSFET gate driving circuit, and Q1A and Q1B will therefore be off. The bridge will then act as a simple diode bridge.




Figure 8. Behavior During Detection and Classification

During the system startup (Figure 9), the input voltage will rise above the Zener diode breakdown voltage of D4 or D3 depending on the input voltage polarity. Current will flow through D4 and D5B (or D3 and D5A) and Q1B (or Q1A) will turn on. D5A and D5B protect the gate of the MOSFET against an excessive gate to source voltage. The gate to source voltage of the transistor will be clamped to 15 V.




Figure 9. Behavior During System Start Classification Detection and Classification

The red line represents the path of the current from the input to the gate driving circuit while the green line represents the flow of current from the rectifier’s input to the rest of the PD (PD controller, DC–DC converter, etc).

Active Bridge (GreenBridge 2) Topology Operation

This topology uses MOSFETs instead of diodes. The power consumed by a MOSFET transistor operating in its linear region can be represented by the formula $P = r_{ds(on)} * I^2 = V_{ds} * I$, where $r_{ds(on)}$ is the drain to source on resistance and I is the current. The value of $r_{ds(on)}$ is dependent on the gate to source voltage applied: the higher the gate to source voltage will be, the lower the $r_{ds(on)}$ will be.

The active bridge used is the FDMQ8205A, commonly known as GreenBridge 2, an ON Semiconductor high-efficiency bridge rectifier. GreenBridge 2 is an IEEE802.3at compatible component and presents a small backfeed voltage.




Figure 10. GreenBridge 2 Architecture




Figure 11. GreenBridge 2 and Gate Drive Circuit




Figure 12. GreenBridge 2 on NCP1096 EVB

Table 6.

Designator	Quantity	Description	Manufacturer Part Number
	2	GreenBridge2 Bridge Rectifiers	FDMQ8205A
T1, T2	4	NPN & PNP Transistors	BC846BPDW1T1
D5	2	Dual Common Anode Zeners	MMBZ27VALT1G
R1	2	Resistor	RC0603FR-07162KL

To be sure of obtaining UNH compliance and the best interoperability, an additional gate drive circuit has been designed for GreenBridge 2. The bipolar transistors need to remain switched off during detection and classification to

avoid any disruption. This is accomplished by the dual Zener diode D5A–D5B. An internal gate driving circuit with Zener diode is integrated in the GreenBridge 2 in order to protect the gates of the MOSFETs.

During detection and classification (Figure 13) the input voltage is between 2.7 V and 10 V. As the breakdown voltage of the Zener diodes D5A and D5B is 27 V, they will be blocked during this phase. No current will flow through the BJT transistors to charge or discharge the gate of the MOSFET transistors. The GreenBridge 2 will act as a simple diode bridge rectifier which uses the body diode of the MOSFET transistors.




Figure 13. Behavior During Detection and Classification

During the system startup (Figure 14), the voltage applied by the PSE will be high enough (more than the D5A or D5B breakdown voltage) for the current to flow through the Zener diodes. This will lead to the conduction of the transistors (T2A-Q3 and T1A-Q1 or T1B-Q2 and T2B-Q4) according to the polarity of the input voltage.




Figure 14. Behavior During the System Startup

The red line represents the path of the current from the input to the gate driving circuit while the green line represents the flow of current from the rectifier's input to the rest of the PD (PD controller, DC-DC converter, etc).

POWER CONSUMPTION ANALYSIS

As the power allocated by the PSE to the PD is limited, it is therefore beneficial to design a more efficient PD system. In relation to this, measurements were performed in order to evaluate the maximum power consumption of the rectifier stage for each topology and for each power class in order to find the most efficient topology. To consume the maximum power in the rectifier, after the system startup, the maximum current (Figure 2) of each class was drawn with a DC electronic load. 4-pair power was applied and the R15

resistor on the NCP1096 board was removed to avoid disruption of the temperature measurement.

The green line represents the flow of current from the voltage source to the electronic load and the NCP1096. It was assumed that there was no pair-to-pair current imbalance, meaning that the amount of current flowing through pairs of the same polarity was the same.

For each current loading condition, the source voltage was set in such a way as to have the right value of VPD.




Figure 15. Test Setup

Table 7.

Equipment	Description
BK PRECISION: 8500 Series Programmable DC Electronic Loads	Used to draw the maximum current (emulation of the PD's maximum current consumption)
Cat5e 24AWG UTP	Ethernet cable used to connect the supply sources to the rectifier stage
FLUKE digital multimeter	Used to measure the voltage drop
TTi EX354T Power Supply	Voltage source used
FLIR Handheld Thermal Camera (T Series)	Used to measure temperature on package and do thermal mapping

Diode Bridge

For the diode bridge topology, the power consumed by the rectifier when the PSE applies the voltage to the PD can be computed as follows:

$$P_{\text{diode-bridge}} = (VF_{D2} + VF_{D3}) \times I_{\text{pair1}} + (VF_{D5} + VF_{D8}) \times I_{\text{pair2}} \quad (\text{eq. 3})$$

VF represents the forward voltage of the diode.

For power computations, forward voltage of each diode was measured. The voltage drop was obtained by summing the forward voltage of the two conducting diodes of the same mode. The forward voltage of the diode is not constant, but increases with the amount of current flowing through the diode. This also contributes to the increase of power dissipation in the diode.

For this topology, the power loss can go up to 1.4 W for the two rectifier stages.




Figure 16.

Table 8.

Class	Voltage Drop on the Rectifier of Mode A (mV)	Voltage Drop on the Rectifier of Mode B (mV)	Power Loss in the 2 Diode Bridges (mW)
class 1	630	640	60
class 2	660	660	105
class 3	700	700	231
class 4	720	720	436
class 5	710	720	649
class 6	720	730	874
class 7	740	740	1070
class 8	800	800	1390

Diode + MOSFET Bridge

The power consumed by the diode and the MOSFET of this topology used for the measurements is given by the formula:

$$P_{\text{Diode+Mosfet-bridge}} = (VF_{D1A} + Vds_{Q1B}) \times I_{\text{pair1}} + (VF_{D2B} + Vds_{Q2A}) \times I_{\text{pair2}} \quad (\text{eq. 4})$$

The total power consumed by the entire diode + MOSFET bridge topology is:

$$P_{\text{rectifier}} = (P_{\text{Diode+Mosfet-bridges}}) + P_{\text{gdc}} \quad (\text{eq. 5})$$

P_{gdc} is the power consumed by the MOSFET gate driving circuit. For this study, the focus was not on the power loss in the gate driving circuit but rather on the loss in the diode + MOSFET bridges. However, the P_{gdc} value can be computed as follows:

$$P_{\text{gdc}} = 2 \times V_{\text{pd}} \times \left(\frac{V_{\text{pd}} - 27}{133 \text{ k}} \right) \quad (\text{eq. 6})$$

For this computation, the forward voltage across diode and the drain to source voltage across the transistors were monitored.

The data below shows that for the diode + MOSFET topology, consumption is almost 1.5 times less than the diode bridge.




Figure 17.

Table 9.

Class	Voltage Drop on the Rectifier of Mode A (mV)	Voltage Drop on the Rectifier of Mode B (mV)	$P_{\text{Diode+MOSFET-bridges}}$ (mW)	P_{gdc} (mW)	$P_{\text{rectifier}}$ (mW)
class 1	323	321	31	10	41
class 2	344	341	55	9	64
class 3	366	369	121	8	129
class 4	387	385	234	10	243
class 5	408	398	367	12	378
class 6	426	414	507	10	516
class 7	445	430	633	10	643
class 8	466	450	796	9	804

Active Bridge (GreenBridge 2)

For the active bridge topology, the power consumed by the MOSFET of the two GreenBridge 2 devices is given by the formula:

$$P_{MOSFET_active-bridge} = (V_{ds_{Q1-greenA}} + V_{ds_{Q3-greenA}}) \times I_{pair1} + (V_{ds_{Q2-greenB}} + V_{ds_{Q4-greenB}}) \times I_{pair2} \quad (eq. 7)$$

The total power consumed by the entire active bridge topology is:

$$P_{rectifier} = (P_{MOSFET_active-bridges}) + P_{gdc} \quad (eq. 8)$$

P_{gdc} is the power consumed by the MOSFET Gate driving circuits (external and internal) and it is mostly due to the internal gate driving circuit integrated in the GreenBridge 2. It can be expressed as follows:

$$P_{gdc} = 4 \times V_{pd} \times \left(\frac{V_{pd} - 24}{25 k} \right) \quad (eq. 9)$$

In some systems, in order to reduce the standby consumption of the PD, the gate driving circuits have to be designed in such a way as to minimize their power

consumption. This adds an additional constraint to the system design.

With this topology, the power consumption is drastically reduced compared to the diode topology. In fact, consumption is almost three times less in the active bridge than in the diode bridge.




Figure 18.

Table 10.

Class	Voltage Drop on the Rectifier of Mode A (mV)	Voltage Drop on the Rectifier of Mode B (mV)	$P_{MOSFET_active-bridge}$ (mW)	P_{gdc} (mW)	$P_{rectifier}$ (mW)
class 1	0	0	0	126	126
class 2	4	6	1	119	120
class 3	20	18	6	100	106
class 4	43	40	25	123	148
class 5	64	58	55	141	196
class 6	94	87	109	123	232
class 7	113	105	158	127	285
class 8	146	135	244	110	354

Summary

The diagram below reflects the power consumed by each type of rectifier topology. The GreenBridge 2 (active topology) presents the lowest power consumption for high power (starting from class 4). Its consumption at low power

is higher than the other topologies due to the power consumption of the internal gate driving circuit integrated in the Greenbridge 2.




Figure 19. Comparison of the Power Consumption of Each Topology

TEMPERATURE ANALYSIS

The power consumed by the rectifier is dissipated through self-heating. This adds a new thermal constraint which needs to be taken into account as this self-heating can have an impact on the operating environment of the PoE system. A FLIR thermal camera was used to monitor the maximum temperature for each power class and show the thermal mapping on the different components that make a rectifier stage and on the NCP1096. The results of these measurements for the diode bridge, the diode + active bridge and the active bridge are described below.

Due to different testing conditions, the temperature scale used for the thermal mapping will vary for each rectifier topology.

Diode Bridge

Before the measurements, an ambient temperature of 27°C was measured. The plot below (Figure 21) shows the maximum temperature increase (Tmax – Tambient) on the package of the four diodes conducting and on the package of the NCP1096 during system startup. A temperature increase of 60°C can be reached on the diode for class 8. The red spot on the thermal mapping of the NCP1096 (Figure 20) on class 8 corresponds to the power dissipated by the pass switch transistor.




Figure 20. Thermal Mapping for Diode Bridge




Figure 21. Temperature Vs Class for Diode Bridge

Diode + MOSFET Bridge

An ambient temperature of 28°C was measured. A maximum temperature increase of 35°C was measured for

diode + MOSFET bridge, which is almost half of the maximum temperature increase on the diode bridge.




Figure 22. Thermal Mapping for Diode + MOSFET Bridge




Figure 23. Temperature Vs Class for Diode + MOSFET Bridge

Active Bridge (GreenBridge 2)

An ambient temperature of 27°C was measured before the test. A temperature increase of 22°C was measured on the

GreenBridge 2 stage, which is almost three times less than the temperature increase on the diode bridge.




Figure 24. Thermal Mapping for GreenBridge 2




Figure 25. Temperature Vs Class for GreenBridge 2

CONCLUSION

The table below shows the different parameters to be taken into account when choosing a rectifier topology.

Table 11.

	Diode Bridge	Diode + MOSFET Bridge	Active Bridge (GreenBridge 2)
Budgetary Price*	\$0.62	\$1.85	\$2.57
Normalized Price	1	x2.98	x4.14
Normalized Maximum Power Consumption (class 8)	x3	x1.8	1
Normalized Maximum Temperature Increase	x2.8	x1.75	1

*Based on Digkey unit price for Tape&Reel packing (2500, 3000 or 5000 units) on 10/7/2019

- Maximum temperature increase: this can have an impact on the operating environment of the PD and how it has to be designed (number of layers of PCB on the PD board, radiator to be added, etc). This can rapidly increase the cost of the entire system. The active bridge provides the lowest temperature increase, while the Diode+MOSFET bridge presents a good compromise.
- Maximum power consumption: the active bridge solution represents the most efficient topology with the lowest consumption at high power, while the diode + MOSFET

bridge presents the best compromise between efficiency and cost. Having high power losses in the rectifier stage can add new constraints to the power consumption of the PD.

- The price is which is based on the BOM of each rectifier architecture. The GreenBridge 2 is the most expensive rectifier of the three topologies. However, the different constraints added by the other rectifier topologies have an impact on the total cost of the system.

REFERENCES

1. “[IEEE Standard for Ethernet Amendment 2: Power over Ethernet over 4 Pairs](#)”. Amendment of IEEE Std 802.3–2018.
2. “[NCP1096: PoE –PD interface Controller, IEE 302.3bt](#)”. On Semiconductor: Datasheet of the NCP1096.
3. “[FDMQ8205: GreenBridge™ 2 Series of High–Efficiency Bridge Rectifiers](#)”. On Semiconductor: Datasheet of the FDMQ8205.
4. “[Anpviz 5MP H.265 IR Dome IP Camera PoE, IP Security Camera Night Vision 98ft, Motion Alert, Weatherproof IP66 ONVIF](#)”. ANPVIZ: picture of the PoE camera.
5. “<https://www.onsemi.com/pub/Collateral/NRVTSA4100E–D.PDF>”. On Semiconductor: Datasheet of the NRVTSA4100ET3G.
6. “<https://www.onsemi.com/pub/Collateral/FDS89141–D.pdf>”. On Semiconductor: Datasheet of the FDS89141.

GreenBridge of trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent–Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT

North American Technical Support:
Voice Mail: 1 800–282–9855 Toll Free USA/Canada
Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:
Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative