AMIS−30622 and AMIS−30624 uses a simple bi−directional 2−wire bus for efficient inter−IC control. This bus is called the Inter Integrated Circuit bus or I²C bus. The bus voltage of AMIS−30622 and AMIS−30624 is 5 V. Because the I²C bus specification does not specify the bus voltage, it’s possible that the master controlling AMIS−30622 and/or AMIS−30624 operates at another bus voltage making direct communication impossible.

This application note describes how communication between a master and AMIS−30622 or AMIS−30624 can be done when the master does not use a 5 V I²C bus.

**Figure 1. Example of an I²C Bus Configuration Using Four Stepper Motor Drivers (Note 1)**

The master initiates the data transfer and determines the speed of the communication (master generates clock signal). Although in Figure 1 only one master is displayed, the I²C bus specification states that more than one master can be connected to the same I²C bus. This means that more than one master could try to initiate data transfer at the same time.

To avoid chaos, an arbitration procedure is used that relies on the wired−AND connection of all I²C interfaces to the I²C bus. For this the output stages of the devices connected to the I²C bus have an open−collector or open−drain output as displayed in Figure 2.

---

1. Master contains necessary I²C bus pull−up resistors
More information about the I²C bus can be found in the AMIS–30622 and AMIS–30624 datasheet (Ref. 1) or the I²C bus specification (Ref. 5).

**Problem Description**

As can be read in the AMIS–30622 and AMIS–30624 datasheet, a high level on the I²C bus should minimum be 0.7 × VDD. In worst case scenario, VDD will be 5.5 V resulting in a minimum high level on the I²C bus of 3.85 V.

If the bus lines are pulled up to 5 V (as displayed in Figure 2), a high level on the I²C bus lines will be higher than 3.85 V making communication possible. If a 3.3 V microcontroller is used, the I²C bus lines will be pulled up to 3.3 V. This will result in a too low logic ‘1’ signal on the bus making communication with AMIS–30622 or AMIS–30624 impossible.

**Solutions**

Several solutions are possible.

**5 V Tolerant IO’s**

The simplest solution is to use a 3.3 V master (microcontroller) with 5 V tolerant IOs. In this way the I²C bus lines can be pulled up to 5 V (similar like when a 5 V master is used) making communication between the master and motor driver possible without destroying the master.

Although this is the simplest solution, it will in most cases not be the cheapest solution.

**Discrete MOSFET Level Shifter**

Every bus line has the same level shifter which consists out of a single discrete N–channel enhancement MOSFET. The gate of the MOSFET has to be connected with the lowest supply voltage, the source with the bus line of the lower voltage section and the drain with the bus line of the higher voltage level.

Figure 3 gives an application example by using a Dual N–Channel MOSFET NTMD4840 from ON Semiconductor. A 3.3 V microcontroller is connected with AMIS–30622 or AMIS–30624. For this a 3.3 V and a 5 V voltage regulator (Note 2) are needed (U2 and U3). The 3.3 V voltage regulator is needed to power the microcontroller and for the pull–up resistors of the 3.3 V I²C bus. The 5 V voltage regulator is needed for the 5 V I²C bus pull–up resistors (Note 3).

Depending on the required I²C speed, pull–ups of 1 kΩ to 10 kΩ (R2 ... R5) are needed.

Although this is a simple I²C bus level shifter, it has no low stand–by power mode or can not be disabled. For high speed applications, low pull–up resistors are required resulting in more power consumption.

---

2. In this application example a linear voltage regulator is chosen. Another voltage regulator could also be used.
3. The VDD pin of AMIS–30622 and AMIS–30624 can deliver maximum 10 µA. Because of this the VDD pin may never be used for the 5 V I²C bus pull–up resistors. It can however be used as a reference for a voltage follower.
Standard I2C Bus Level Translator

Standard I2C bus level translator are available that allow bidirectional voltage translation making communication between a 3.3 V master and the motor driver possible. The ON Semiconductor NLSX4373 2-bit level translator also has integrated 10 kΩ pull-up resistors making it an ideal (1 component) solution for an I2C bus level shifter.

A high level of 3.3 V placed on the bus by the master will be translated to a high level of 5 V by the I2C bus level shifter. In the opposite direction, a high level of 5 V placed on the bus by the motor driver will be translated to a high level of 3.3 V. In this way, communication between two I2C busses with different voltage levels is possible.

The VDD pin of stepper motor driver U1 is connected with the EN pin of the level translator U5. When VBB (+24 V) gets disconnected the microcontroller is still powered as also the I2C bus (in this example). Pin 5 of the level translator U5 will be pulled low and the IO’s of the level translator U5 are put in high impedance (Note 4).

4. Advised value for R2 is 1 MΩ.
Figure 5 displays the signals from the application example given in Figure 4. The purple and green curve is the I²C communication at the microcontroller side (3.3 V level). The yellow and blue curve is the I²C communication at the motor driver side (5 V level). Notice that the measurement is done at maximum I²C speed.

IMPORTANT REMARK

Important to know is that the I²C level shifter has to be bidirectional for SCK and SDA! SDA is logical because AMIS−30622 and AMIS−30624 needs to acknowledge every data transmission. SCK also needs to be bidirectional because AMIS−30622 and AMIS−30624 can hold the clock line low between two bytes (called clock stretching, see I²C specification). Using a simple 5 V buffer with a 3.3 V compliant input as level shifter for the clock line can result in a non−working I²C communication.

References

2. NLSX4373, 2−bit 20 Mb/s Dual−Supply Level Translator datasheet, www.onsemi.com
3. NTMD4840, Dual N−Channel MOSFET datasheet, www.onsemi.com