

ON Semiconductor

Is Now

onsemi™

To learn more about onsemi™, please visit our website at
www.onsemi.com

onsemi and **onsemi** and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi** product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

WDFN6 2x2 506AP Single MOSFET Package Board Level Application Notes and Thermal Performance



ON Semiconductor®

www.onsemi.com

APPLICATION NOTE

Introduction

New ON Semiconductor MOSFETs in a WDFN6 2x2 506AP package are thermally enhanced and remarkably small to exclusively address power management challenges in portable devices such as synchronous buck and boost circuits, high and low side load switches, and lithium-ion battery charging circuits.

This technical note discusses the single-channel WDFN6 506AP package overview, pad patterns, evaluation board layout and thermal performance.

Package Overview

Figure 1 illustrates a single site WDFN6 semiconductor device package and pin-out description. A half etch lead-frame complements mold lock features allowing this leadless package to provide an exposed drain pad for excellent thermal conduction and reduced electrical parasitics. The low profile (< 0.8 mm) compact design is similar to the popular DFN/QFN package allowing for an easy fit in thin environments. Suggested guidelines for mounting criteria on a printed circuit board (PCB) are outlined in application note AND8211/D.



- STYLE 1:
 PIN 1. DRAIN
 2. DRAIN
 3. GATE
 4. SOURCE
 5. DRAIN
 6. DRAIN

Figure 1. The Underside of a Single-Chip 6 Pin WDFN Package

Basic Pad Pattnes

A recommended solder-mask defined mounting footprint is defined in Figure 2. The WDFN6 506AP footprint dimensions are the same as a standard SC-88 and SC-70-6 package. However, the underside of the 506AP package offers the added feature of an exposed flag acting as a drain contact and heat dissipation path to promote operation at a lower junction temperature.

Figure 3 depicts a minimum recommended pad pattern that confines an improved thermal area of drain connections (Pins 1, 2, 5, 6) to the basic footprint. In addition, increasing the contact area of the exposed source to include Pin 4

promotes a decrease of inductance. A drain copper area of 2.39 sq. mm assists in directing the power dissipation path through the copper lead-frame and into the board. The addition of vias to other board layers further enhances device performance. An evaluation board containing the minimum recommended pad pattern and aforementioned vias is shown in Figure 4 of the subsequent section.




Figure 2. Basic Pad Layout






Figure 3. Minimum Recommended Pad Pattern

Evaluation Board

The evaluation board, shown in Figure 4, measures 0.6 x 0.5 inch. The board contains 1 oz. copper thickness on top-side and 1 oz. copper thickness on the underside. Vias are added through to the underside of the board where contact is made with a copper pad area of approximately board size dimensions. On top-side, the copper pad area surrounding the four drain leads is increased to approximately 0.0544 square inch resulting in a total dissipation path area of 0.3544 square inch.



Front of Board



Back of Board

Figure 4. Evaluation Board

This 6-pin DIP design allows the use of sockets and facilitates wire interfacing. Figure 5 represents a WDFN6 506AP package mounted on the evaluation board with and without test pins. A quick thermal analysis of this board is conducted by inducing a saturation current of 820 mA. This yields a junction temperature of 79.4°C and a board temperature of 63.6°C. Figure 6 shows a thermal image of this board under the aforementioned conditions.



Figure 5. Mounted Device




Figure 6. Thermal Image of Mounted Device

Further results from the measured thermal performance of this package are described in the subsequent section. Testing included a thermal analysis of the package surface mounted on a FR4 board using one-inch square pad size and the minimum recommended pad size.

THERMAL PERFORMANCE

Assumptions and Definitions

The subsequent sections outline the thermal performance of a WDFN6 506AP package. All values and equations are obtained from simulations and pertain to the Theta(DC) matrix unless otherwise specified. A 10% duty cycle is arbitrarily chosen to evaluate various thermal responses. Refer to Figure 11 for thermal responses at varying duty cycles. The simulation models used to derive the results in this section are modeled around results obtained from physical testing and are considered reliable. Table 1 defines a set of parameters used throughout this section.

Table 1. THERMAL ANALYSIS PARAMETERS

Symbol	Definition
T _J	Junction Temperature
T _A	Ambient Temperature
P _D	Power Dissipation
R _{θ-JL}	Thermal Resistance from Junction to Location "L"
R(u) _{EFF}	Effective (maximum) Thermal Resistance of Package
Ψ _{Fn-L}	Thermal Reference between Foot "n" and location "L"
Ψ _{J-L}	Thermal Reference between Junction and location "L"

The number designation associated with "foot" in the subscript of each Ψ (read psi) term corresponds to the pin identification number as shown in Figure 7.




Figure 7. Foot and Junction Identification

Figures 8 and 9 represent Cauer and Foster Ladders respectively. This technical note assumes the reader has a general understanding of these networks. Please refer to the documentation cited under references for detailed descriptions of thermal RC networks. In this section, the Foster network is used to calculate various thermal characteristics. For example, as seen in Figure 9, a particular thermal resistance occurs between the junction and C1/C2 node (denoted here as Ψ_{J-L}). Then, the sum of all thermal

resistances between the C1/C2 node and the C_{n-1}/C_n node is called a junction-to-foot thermal reference (Ψ_{J-Fn}). Therefore, in the case of Figure 9, the junction-to-ambient thermal resistance (R_{θJA}) is measured as the sum of thermal references such that,

$$R_{\theta JA} = \Psi_{JFn} + \Psi_{FnA} \quad (\text{eq. 1})$$




Figure 8. Grounded Capacitor Thermal Network ("Cauer" Ladder)




Figure 9. Non-Grounded Capacitor Thermal Network ("Foster" Ladder)

Junction-to-Foot/Foot-to-Ambient

The Foster Network junction-to-foot thermal references and foot-to-ambient thermal references under steady state conditions are outlined in Table 2.

Table 2. THERMAL REFERENCE PARAMETERS

10% Duty Cycle	Junction-to-Foot	
	Min-Pad Size	1 in sq. Pad
P _D	0.7 W	1.9 W
Copper Area	30 mm ² (2 oz)	1.127 in ² (2 oz)
Ψ _{JF2}	13.9°C/W	15.2°C/W
Ψ _{JF3}	51.1°C/W	26.3°C/W
10% Duty Cycle	Foot-to-Ambient	
	Min-Pad Size	1 in sq. Pad
P _D	0.7 W	1.9 W
Copper Area	30 mm ² (2 oz)	1.127 in ² (2 oz)
Ψ _{F2A}	172.4°C/W	54.5°C/W
Ψ _{F3A}	135.2°C/W	43.4°C/W

A relationship for the thermal resistance (R_{θ-JnA}) of each device is established by using either of the following relationships,

$$R_{\theta JA} = \Psi_{JF2} + \Psi_{F2A} \quad (\text{eq. 2})$$

AND8380/D

$$R_{\theta JA} = \Psi_{JF3} + \Psi_{F3A} \quad (\text{eq. 3})$$

Substituting appropriate values, from Table 2, into the above equations yields $R_{\theta JA} = 69.7^{\circ}\text{C}/\text{W}$ for the one-inch square pad size and $R_{\theta JA} = 186.3^{\circ}\text{C}/\text{W}$ for min pad size.

Junction-to-Ambient

Table 3 outlines the junction-to-ambient thermal analysis of the WDFN6 506AP package surface mounted on an FR4 board. Substituting values from Table 3 into Equation 4 allows various junction temperatures to be calculated at assumed ambient temperatures.

$$T_J = R_{\theta JA} \times P_D + T_A \quad (\text{eq. 4})$$

The effective thermal resistance of the package, $R(u)_{\text{EFF}}$, is defined as a function of DC or transient response. These two cases are modeled by Equations 5 and 6 respectively.

$$R(\text{DC})_{\text{EFF}} = \frac{(T_J - T_A)}{P_D} \quad (\text{eq. 5})$$

$$R(t)_{\text{EFF}} = \frac{(T_{J(\text{Pulse})} - T_A)}{P_D} \quad (\text{eq. 6})$$

Table 3. JUNCTION-TO-AMBIENT THERMAL CHARACTERISTICS

10% Duty Cycle	Steady State		Pulsed Time = 5 seconds
	1 in sq. Pad	Min-Pad Size	1 in sq. Pad
Copper area	1.127 in ² [2 oz]	30 mm ² [2 oz]	1.127 in ² (2 oz)
T _A	25.0°C	25.0°C	25.0°C
P _D	1.90 W	0.70 W	1.90 W
R _{θJA}	69.7°C/W	186.3°C/W	69.7°C/W*
R _{(DC)EFF}			38.2°C/W*
R _{(singlepulse)EFF}			41.3°C/W
R _{(pulsed)EFF}	157.4°C	155.4°C	157.4°C
T _J			97.5°C*
T _J (single pulse)			103.5°C*
T _J (pulsed)			

*Refer to Appendix-A for R(t) Derivation

AND8380/D

Junction-to-Board

Table 4 outlines the junction-to-board thermal analysis of the WDFN6 506AP package surface mounted on an FR4 board. Substituting values from Tables 2 and 4 into Equation 7 allows various junction temperatures to be calculated at assumed board temperatures.

$$T_J = P_D \times (R_{\theta JA} - \Psi_{F2A}) + T_{BOARD} \quad (\text{eq. 7})$$

Table 4. JUNCTION-TO-BOARD THERMAL CHARACTERISTICS

10% Duty Cycle	Steady State		Pulsed time = 5 seconds
	1 in sq. Pad	Min-Pad Size	1 in sq. Pad
Cu area	1.127 in ² [2 oz]	30 mm ² [2 oz]	1.127 in ² [2 oz]
P _D	1.90 W	0.70 W	1.90 W
T _A	25.0°C	25.0°C	25.0°C
T _{BOARD} (DC)	128.5°C	145.7°C	128.5°C
T _{BOARD} (single)			
T _{BOARD} (pulsed)			
T _J (DC)	157.4°C	155.4°C	157.4°C
T _J (single pulse)			97.5°C
T _J (pulsed)			103.5°C
R _{θ-A} (DC)	69.7°C/W	186.3°C/W	69.7°C/W
R _{θJA} (single pulse)			38.2°C/W
R _{θJA} (pulsed)			41.3°C/W

*Refer to Appendix-A for R(t) Derivation

SUMMARY

Figure 10 illustrates a steady state plot of the change in thermal resistance and max power dissipation that occurs with a change in the amount of copper spread across a given area. Evaluating the plots at the minimum recommended pad size and one-inch square pad size yields the following maximum values:

Table 5. MAXIMUM RATINGS FROM FIGURE 10

10% Duty Cycle	Min-Pad Size		1 in sq. Pad	
Cu area (Cu thk)	30 mm ² (1 oz)	30 mm ² (2 oz)	1.127 in ² (1 oz)	1.127 in ² (2 oz)
R _{θJA}	222.4°C/W	186.3°C/W	82.7°C/W	69.7°C/W
Max Power	0.562 W	0.671 W	1.51 W	1.794 W

Figure 11 illustrates the packages change in effective thermal resistance with respect to pulse time. The plot reflects data sampled at a minimum recommended pad size (2 oz. Cu). Under steady state conditions the plot yields R(t)_{EFF} = 186.34°C/W. Maintaining steady state conditions and increasing the copper area to 1.0 square inch, 2 oz Cu, will yield R(t)_{EFF} = 69.68°C/W. These results show that this package exhibits more efficient thermal characteristics than

the aforementioned SC-88 package. Although a SC-88 package carries the same footprint dimensions as a WDFN6 506AP, the minimum recommended pad size plot evaluated under steady state conditions yields R(t)_{EFF} = 352.4°C/W. The decreased thermal resistance of a WDFN6 506AP package is attributed to the exposed flag acting as a drain contact and heat dissipation path.

AND8380/D




Figure 10. Self-Heating Thermal Characteristics as a Function of Copper Area on the PCB




Figure 11. Thermal Response Minimum Pad Size

References

1. R.P. Stout, D.T. Billings, "How to Extend a Thermal-RC-Network Model (Derived From Experimental Data) to Respond to an Arbitrarily Fast Input," *ON Semiconductor*, 2006.
2. R.P. Stout, "Thermal RC Ladder Networks; Packaging Technology Development," *ON Semiconductor*, 2006.
3. R.P. Stout, "General Thermal Transient RC Networks," *ON Semiconductor*, 2006.

APPENDIX

Junction-to-Ambient Theta(t) Derivation

Equation 8 describes the relationship used to derive a model describing temperature rise for a single pulse application (see Table 6).

$$R(t)_{\theta JA} = \sum_{n=1}^m \Psi_n \times [1 - \exp(-t/\tau_n)] \quad (\text{eq. 8})$$

Where $R(t)_{\theta JA}$ is the total resistance of the network, Ψ_n is the resistance node, t is the length of a single pulse in seconds and τ_n (tau) is the characteristic time of ladder. Assuming square wave impulses, the peak junction temperature is estimated by substituting $R(t)_{\theta JA}$ into Equation 4.

Table 6. FOSTER NETWORK

n	1" Pad (2 oz. Cu)		Min Pad (2 oz. Cu)	
	R (C/W)	Tau (sec)	R (C/W)	Tau (sec)
1	0.068	1.0E-06	0.068	1.0E-06
2	0.148	1.0E-05	0.148	1.0E-05
3	0.466	1.0E-04	0.466	1.0E-04
4	0.347	2.3E-04	0.347	2.3E-04
5	8.42	0.0140	8.42	0.0140
6	9.92	0.071	9.92	0.071
7	6.4	0.340	6.4	0.340
8	4.0	4.41	15.4	0.42
9	7.9	1.67	64.3	10.98
10	32	72.4	80.9	31.3

