INTRODUCTION

The interleaved boost Power Factor Correction (PFC) converter has become the topology of choice for high-power applications due to the improved efficiency that can be achieved through load current sharing. By sharing the load current in more than one balanced phase, the RMS current stress, current ripple, and boost inductor size per phase can be significantly reduced. Therefore, the heavy load efficiency can be significantly improved, which allows for the selection of cost effective power MOSFET and boost diode as well as improved longevity of the power supply.

The FAN9673 advanced PFC controller is an optimal solution for implementing high-power PFC (above several kilowatts). The FAN9673 is a Continuous Conduction Mode (CCM) PFC controller for a three-channel interleaved boost-type pre-regulator.

Incorporating circuits for the implementation of leading-edge modulation, average current mode, boost-type power factor correction, the FAN9673 enables the design of a power supply that fully complies with the IEC61000–3–2 specification. The FAN9673 also features an innovative channel management function, which allows the power level of the slave channels to be loaded/unloaded smoothly according to the voltage on CM pin, thereby improving the PFC converter’s load transient response.

This application note presents practical design considerations for a 3–channel interleaved CCM boost PFC employing the FAN9673. It includes the procedure for designing the boost inductor and output filter, selecting components, and implementing average current mode control. The design procedure is then verified through an experimental 5 kW prototype converter. Figure 1 shows the typical application circuit of the PFC converter.

* About Dp please reference System Design Precautions

Figure 1. Typical Application Circuit of FAN9673
DESIGN PROCEDURE

In this section, a design procedure is presented using the schematic of Figure 1 as the reference. A 5 kW rated output power, three-channel CCM interleaved PFC with European input range (high-line single range) is selected as a design example. The design specifications are as follows:

Table 1. DESIGN SPECIFICATIONS

<table>
<thead>
<tr>
<th>Specification</th>
<th>Specification Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Line Voltage Range</td>
<td>180 – 264 V&lt;sub&gt;AC&lt;/sub&gt;</td>
</tr>
<tr>
<td>Line Frequency</td>
<td>50 Hz</td>
</tr>
<tr>
<td>Nominal PFC Output Voltage</td>
<td>V&lt;sub&gt;PFC&lt;/sub&gt; = 393 V</td>
</tr>
<tr>
<td>Minimum PFC Output Voltage</td>
<td>V&lt;sub&gt;PFC2&lt;/sub&gt; = 350 V</td>
</tr>
<tr>
<td>Output Power</td>
<td>P&lt;sub&gt;O&lt;/sub&gt; = 5 kW</td>
</tr>
<tr>
<td>Number of Channel</td>
<td>3</td>
</tr>
<tr>
<td>PFC Output Voltage Ripple</td>
<td>5%</td>
</tr>
<tr>
<td>Switching Frequency</td>
<td>f&lt;sub&gt;SW&lt;/sub&gt; = 40 kHz</td>
</tr>
<tr>
<td>PFC Efficiency</td>
<td>η &gt; 0.95</td>
</tr>
<tr>
<td>Brownout Line Voltage</td>
<td>160 V&lt;sub&gt;AC&lt;/sub&gt;</td>
</tr>
<tr>
<td>Brown-in Line Voltage</td>
<td>170 V&lt;sub&gt;AC&lt;/sub&gt;</td>
</tr>
<tr>
<td>Channel Management Method</td>
<td>External Signal from MCU</td>
</tr>
</tbody>
</table>

[STEP –1] Estimate Input Rated Power and Output Current

The overall system is comprised of three parallel boost PFC stages, as shown in Figure 2, so the input power of the PFC stage is given as:

\[ P_{IN} = \frac{P_{OUT\text{-TOT}}}{\eta} \]  

(eq. 1)

where η is combined efficiency of the PFC stages.

The output current of PFC stage is given by:

\[ I_{OUT\text{-TOT}} = \frac{P_{OUT\text{-TOT}}}{V_{PFC}} \]  

(eq. 2)

The output current of each boost stage is given by:

\[ I_{OUT} = \frac{P_{OUT\text{-TOT}}}{V_{PFC} \times \text{Channel Number}} \]  

(eq. 3)

[STEP –2] Frequency Setting

The internal oscillator frequency of the FAN9673 is determined by the external resistor R<sub>R</sub> on the RI pin. The switching frequency is determined by the timing resistor R<sub>R</sub>, calculated as:

\[ f_{SW} = \frac{8 \times 10^8}{R_{RI}} \]  

(eq. 8)

The guaranteed switching frequency ranges are 18 kHz – 40 kHz and 55 kHz – 75 kHz.

Design Example

R<sub>R</sub> of 20 kΩ is selected to obtain 40 kHz switching frequency.

\[ R_{RI} = \frac{8 \times 10^8}{f_{SW}} = \frac{8 \times 10^8}{40 \times 10^3} = 20 \text{kΩ} \]  

(eq. 9)

[STEP –3] V<sub>IN</sub> Range & R<sub>IAC</sub> Setting

The FAN9673 senses the peak value of line voltage using the IAC pin, as shown in Figure 3. The peak value of the line voltage is obtained by a peak detect circuit using a sample–and–hold method. Meanwhile, the instantaneous line voltage information is obtained by sensing the current that flows into the IAC pin through R<sub>IAC</sub>. V<sub>VIR</sub> should be determined based on the AC input range. The setting of V<sub>VIR</sub> influences gain of the gain modulator, RDY–pin hysteresis, and the brown–in/out hysteresis.

\[ V_{AC} = 85 \text{V} \sim 265 \text{V} \Rightarrow R_{IAC} = 6 \text{MΩ}, \; V_{VIR} < 1.5 \text{V} \]  

\[ V_{AC} = 180 \text{V} \sim 265 \text{V} \Rightarrow R_{IAC} = 12 \text{MΩ}, \; V_{VIR} > 3.5 \text{V} \]  

(eq. 10)

The V<sub>VIR</sub> can be set according to the equation below:

\[ V_{VIR} = I_{VIR} \times R_{VIR} \]  

(eq. 11)
Design Example

The PFC is designed for high-voltage single-range AC input (180 V ~ 264 V). \( R_{\text{IAC}} \) should be chosen as 12 M\( \Omega \) and \( R_{\text{VIR}} \) is:

\[
V_{\text{VIR}} = I_{\text{VIR}} \times R_{\text{VIR}} = 10 \mu A \times 470 \text{ k\( \Omega \)} = 4.7 \text{ V} > 3.5 \text{ V}
\]

(eq. 12)

470 k\( \Omega \) is selected for \( R_{\text{VIR}} \) for the AC input range of 180 V ~ 264 V.

[STEP-4] PFC Inductor Design

The duty cycle of the boost switch at the peak of line voltage is given as:

\[
D_L = \frac{V_{\text{PFC}} - \sqrt{2} V_{\text{LINE}}}{V_{\text{PFC}}}
\]

(eq. 13)

Then, the maximum current ripple of the boost inductor at the peak of minimum AC line voltage is given as:

\[
\Delta I_L = \frac{\sqrt{2} V_{\text{LINE-MIN}}}{L_{\text{PFC}}} \times \frac{V_{\text{PFC}} - \sqrt{2} V_{\text{LINE-MIN}}}{V_{\text{PFC}}} \times \frac{1}{f_{\text{SW}}}
\]

(eq. 14)

The average of boost inductor current over one switching cycle at the peak of the line voltage for minimum AC input is given by:

\[
I_{L-\text{AVG}} = \frac{\sqrt{2} P_{\text{OUT}}}{V_{\text{LINE-MIN}} \times \eta}
\]

(eq. 15)

For a given current ripple factor \( K_{RF} = D_L / I_{L-\text{AVG}} \), the boost inductor value can be obtained as:

\[
L_{\text{PFC}} = \frac{\sqrt{2} V_{\text{LINE-MIN}}}{K_{RF} \times I_{L-\text{AVG}}} \times \frac{V_{\text{PFC}} - \sqrt{2} V_{\text{LINE-MIN}}}{V_{\text{PFC}}} \times \frac{1}{f_{\text{SW}}}
\]

(eq. 16)

The maximum current of boost inductor is:

\[
I_{L-PK} = I_{L-\text{AVG}} \times (1 + K_{RF}) = \frac{\sqrt{2} P_{\text{OUT}}}{V_{\text{LINE-MIN}} \times \eta} \times (1 + K_{RF})
\]

(eq. 17)

Design Example

The average of the boost inductor current over one switching cycle at the peak of the minimum AC line (assume it’s brownout of PFC) is obtained as:

\[
I_{L-\text{AVG}} = \frac{\sqrt{2} P_{\text{OUT}}}{V_{\text{LINE-MIN}} \times \eta} = \frac{\sqrt{2} \times 1667}{160 \times 0.95} = 15.5 \text{ A}
\]

(eq. 18)

The boost inductor is obtained as:

\[
L_{\text{PFC}} = \frac{\sqrt{2} V_{\text{LINE-MIN}} \times \frac{V_{\text{PFC}} - \sqrt{2} V_{\text{LINE-MIN}}}{V_{\text{PFC}}} \times \frac{1}{f_{\text{SW}}}}{K_{RF} \times I_{L-\text{AVG}}}
= \frac{\sqrt{2} \times 160}{1.55 \times 15.5} \times \frac{393 - \sqrt{2} \times 160}{393} \times \frac{1}{40 \times 10^3} = 100 \mu \text{H}
\]

(eq. 19)

The maximum current of the boost inductor is given as:

\[
I_{L-PK} = \frac{\sqrt{2} P_{\text{OUT}}}{V_{\text{LINE-MIN}} \times \eta} \times (1 + K_{RF})
= \frac{\sqrt{2} \times 1667}{160 \times 0.95} \times (1 + \frac{1.55}{2}) = 27.51 \text{ A}
\]

(eq. 20)
The output voltage ripple should be considered when selecting the PFC output capacitor. Figure 5 shows the line frequency ripple on the output voltage. With a given specification of output ripple, the value for the output capacitor can be obtained from:

\[
C_{\text{OUT}} > \frac{I_{\text{OUT-TOT}}}{2\pi f_{\text{LINE}} V_{\text{PFC-ripple}}} \quad (\text{eq. 21})
\]

where \(I_{\text{OUT-TOT}}\) is nominal output current of the boost PFC stage and \(V_{\text{PFC-ripple}}\) is the peak-to-peak output voltage ripple.

The hold-up time should also be considered when determining the output capacitor value:

\[
C_{\text{OUT}} > \frac{2 \times P_{\text{OUT-TOT}} \times I_{\text{HOLD}}}{V_{\text{PFC}}^2 - V_{\text{PFC-MIN}}^2} \quad (\text{eq. 22})
\]

where \(P_{\text{OUT-TOT}}\) is nominal output power of boost PFC stage; \(I_{\text{HOLD}}\) is the required holdup time, and \(V_{\text{PFC-MIN}}\) is the allowable minimum PFC output voltage during the hold-up time.

**Design Example**

With peak-to-peak voltage ripple specification of 5\% of \(V_{\text{PFC}}\), the capacitor should be:

\[
C_{\text{OUT}} > \frac{12.72}{2 \pi \times 50 \times (393 \times 5\%)} = 2060 \mu\text{F}
\]

Assuming the minimum allowable output voltage during one cycle (15 ms) drop-out is 300 V, the capacitor value should be:

\[
C_{\text{OUT}} > \frac{2 \times 5000 \times 15 \times 10^{-3}}{393^2 - 300^2} = 2327 \mu\text{F}
\]

**Design Example**

Set the PFC output level at 393 V, \(R_{\text{FB3}} = 23.7 \, \text{k}\Omega\):

\[
R_{\text{FB1}} + R_{\text{FB2}} = \frac{R_{\text{FB3}}(V_{\text{PFC}} - V_{\text{REF}})}{V_{\text{REF}}} = \frac{23.7 \times 10^3(393 - 2.5)}{2.5} = 3.7 \, \text{M}\Omega \quad (\text{eq. 27})
\]

Set \(V_{\text{PFC}} = 350 \, \text{V}\) for low input AC 200 V, the required \(V_{\text{PVO}}\) is:

\[
v_{\text{PVO}} = 4 \times \left( V_{\text{REF}} - \frac{R_{\text{FB3}}(V_{\text{PFC}} - V_{\text{REF}})}{R_{\text{FB1}} + R_{\text{FB2}} + R_{\text{FB3}}} \right) = 4 \times (2.5 - 350(\frac{23.7 \times 10^3}{3.7 \times 10^6 + 23.7 \times 10^3})) = 1.09 \, \text{V}
\]

The PVO function is used to change the output voltage of PFC, \(V_{\text{PFC}}\), which should be kept at least 25 V higher than \(V_{\text{IN}}\).
[STEP-7] Current-Sensing & Current-Limit

Figure 7 shows the PFC control circuits. The first step in control-circuit design is to select the current-sensing resistor of the PFC converter, considering the control window of voltage loop. Since line feed-forward is used in FAN9673, input-voltage term in control signal is eliminated and the output power is proportional to the output of voltage-control error amplifier, $V_{VEA}$, as:

$$P_{OUT}(V_{VEA}) = P_{OUT-MAX} \times \frac{V_{VEA}}{V_{VEA-SAT}}$$

(eq. 29)

The $P_{OUT-MAX}$ term should be calculated from maximum current command generated by the gain modulator at $V_{VEA}$—sat. It is simplified as below:

$$P_{OUT-MAX} = \frac{V_{LINE-MIN}^2 \times G_{MAX} \times R_M}{R_{IAC} \times R_{CS}}$$

(eq. 30)

The $R_M$ is the output resistor of the multiplier to transfer the current command to a voltage type signal. $G_{MAX}$, which is 2, is derived from coefficients of the internal control loop and pre-assumed $V_{VEA}$ level around 4~5V at the $P_{OUT-MAX}$ condition.

**Design Example**

Setting the maximum power limit of each PFC stage as 2.167 kW (130% of full load per channel), the current sensing resistor is obtained from:

$$R_{CS} = \frac{V_{LINE-MIN}^2 \times G_{MAX} \times R_M}{R_{IAC} \times P_{OUT-MAX}}$$

$$= \frac{160^2 \times 2 \times 7.5 \times 10^3}{12 \times 10^6 \times 1.3 \times 1667} = 0.0147 \Omega$$

(eq. 31)

A 15 mΩ resistor is selected.

---

The FAN9673 has three factors of current limit to protect from output over-current and inductor saturation: $V_{VEA}$, $V_{ILIMIT}$, and $V_{ILIMIT2}$. $V_{VEA}$ controls average delivered power. $V_{ILIMIT}$ clamps maximum current command generated by the gain modulator. $V_{ILIMIT2}$ set pulse—by—pulse current limit.

We had dealt with $V_{VEA}$ with designing $R_{CS}$. $ILIMIT$ and $ILIMIT2$ pins sourcing mirrored current from $RI$ pin. The user can program the current limit thresholds $V_{ILIMIT1}$ and $V_{ILIMIT2}$ by connecting resistors, $RLIMIT$ and $RILIMIT2$ on those two pins.

**Figure 8. $ILIMIT$ and $ILIMIT2$ Function**

Generally, $V_{ILIMIT}$ should be triggered before $V_{ILIMIT2}$ during increasing of output power, because $V_{ILIMIT2}$ is used to prevent saturation of the inductor from damaging switches.

It is typical to set the maximum power limit of the PFC stage to around 120% ~ 150% of full load, such that the $V_{VEA}$ is around 4 ~ 4.5 V.

Resistor $RLIMIT$ can be calculated from:

$$\frac{I_{LIMIT} \times R_{LIMIT}}{4} = 1.8 \times \frac{P_{IN}}{3} \times V_{LINE-MIN} \times R_{CS}$$

(eq. 32)

where “3” is channel number of FAN9673, and 1.8 is a chosen clamping ratio.
Regarding the choice for ILIMIT2 level, the user can use 150% of maximum power as the setting. It’s used to protect the switching devices. User can also use the maximum current rating of the semiconductor device with 10% to 20% de-rating as the limit level. ILIMIT2 setting is obtained as:

\[ I_{LIMIT} \times R_{LIMIT} = 150\% \times V_{CS-PK} \]  
\( \text{(eq. 33)} \)

**Design Example**

\[ V_{CS-PK} = R_{CS} \times I_{L-PK} = 0.015 \times 27.51 = 0.413 \text{ V} \]  
\( \text{(eq. 34)} \)

\[ f_{SW} = 40 \text{ kHz} \] is selected. Mirrored ILIMIT2 and ILIMIT are:

\[ I_{LIMIT} = \frac{1.2 \times 1.0208}{R_{RI}} = \frac{1.225}{20 \times 10^{3}} = 6.13 \times 10^{-5} \text{ A} \]  
\( \text{(eq. 35)} \)

\[ I_{LIMIT2} = \frac{1.2 \times 1.03125}{R_{RI}} = \frac{1.2375}{20 \times 10^{3}} = 6.19 \times 10^{-5} \text{ A} \]  
\( \text{(eq. 36)} \)

\[ R_{LIMIT} = \frac{150\% \times V_{CS-PK}}{I_{LIMIT}} = \frac{1.5 \times 0.413}{6.13 \times 10^{-5}} = 10 \text{ k} \Omega \]  
\( \text{(eq. 37)} \)

A 10 k\Omega resistor is selected for setting VLIMIT2. The setting of VLIMIT is obtained as:

\[ R_{LIMIT} = \frac{1.8 \times (P_{IN}/3) \times \sqrt{2} \times R_{CS} \times 4}{V_{LINE-MIN} \times I_{LIMIT}} \]

\[ = \frac{1.8 \times 1754 \times \sqrt{2} \times 0.015}{160} \times \frac{4}{6.13 \times 10^{-5}} = 27.3 \text{ k} \Omega \]  
\( \text{(eq. 38)} \)

A 30 k\Omega resistor is selected for RLIMIT.

**[STEP-8] LS & GC Design**

![Figure 10. LPT Function for Inductor Current at tOFF](image)

The Linear Predict (LPT) function, shown in Figure 10, is used to anticipate the behavior of inductor current in the switch turn-off region. The Gain Change (GC) pin and LS pin are used to adjust the parameters of LPT function. LS sets emulated inductance value, and GC aligns sensed input and output voltages, from IAC and FBPFC pins. The LS resistance can be determined by following equation. Note the RLS value need to be within 12 – 87 k\Omega

\[ R_{LS} = \frac{L_{PFC}}{1.5 \times 10^{-9} \times R_{CS} \times (R_{FB1}+R_{FB2}+R_{FB3})} \]  
\( \text{(eq. 39)} \)

Gain change is to use to adjust the output of the gain modulation. The resistor value is given by:

\[ R_{GC} = \frac{6 \times 10^6}{R_{FB1}+R_{FB2}+R_{FB3}} \]  
\( \text{(eq. 40)} \)

### Design Example

Inductance of 100 \muH is selected. RLS and RGC are obtained as:

\[ R_{LS} = \frac{100 \times 10^{-6}}{1.5 \times 10^{-9} \times 0.015 \times (3.7 \times 10^6 + 23.7 \times 10^3)} = 23.8 \text{ k} \Omega \]  
\( \text{(eq. 41)} \)

\[ R_{GC} = \frac{6 \times 10^6}{3.7 \times 10^6 + 23.7 \times 10^3} = 38.19 \text{ k} \Omega \]  
\( \text{(eq. 42)} \)

RLS and RGC are 28.4 k\Omega and 38.2 k\Omega used.

**[STEP-9] PFC Current Loop Design**

The transfer function that relates the duty cycle to the inductor current of boost power stage is given as:

\[ \frac{I_{L}}{d} = \frac{V_{PFC}}{5 \times L_{PFC}} \]  
\( \text{(eq. 43)} \)

The transfer function relating the output of the current control error amplifier to the inductor current-sensing voltage is obtained by:

\[ \frac{V_{CSn}}{V_{IEA}} = \frac{R_{CSn} \times V_{PFC}}{V_{RAMP} \times s \times L_{PFC}} \]  
\( \text{(eq. 44)} \)

where \( V_{RAMP} \) is the peak-to-peak voltage of the ramp signal for the current-control PWM comparator, which is 5 V. \( V_{CSn} \) is current-sensing resistor of each channel.

The transfer function of the compensation circuit is given as:

\[ \frac{V_{CSn}}{V_{IEA}} = \frac{2\pi f_{il} + \frac{2\pi f_{iz}}{1 + \frac{5}{2\pi f_{iz}}}}{2\pi f_{il} + \frac{2\pi f_{ip}}{1 + \frac{5}{2\pi f_{ip}}}} \]  
\( \text{(eq. 45)} \)

where:

\[ f_{il} = \frac{G_{Mi}}{2\pi C_{IC1}}, f_{iz} = \frac{1}{2\pi R_{IC} \times C_{IC1}} \] and \( f_{ip} = \frac{1}{2\pi R_{IC} \times C_{IC2}} \)  
\( \text{(eq. 46)} \)

\( G_{Mi} \) is transconductance of current–loop error amplifiers in FAN9673. The procedure to design the feedback loop is as follows:

1. Determine the crossover frequency (fIC) around 1/10th – 1/6th of the switching frequency. Then calculate the gain of the transfer function of Equation (46) at crossover frequency as:

\[ \frac{V_{CSn}}{V_{IEA}}_{fIC=1} = \frac{R_{CS} \times V_{PFC}}{V_{RAMP} \times 2\pi f_{ip} \times L_{PFC}} \]  
\( \text{(eq. 47)} \)
2. Calculate \( R_{IC} \) such that it makes the closed loop gain unity at crossover frequency:

\[
R_{IC} = \frac{1}{G_{MI} \times \left| \frac{\dot{V}_{CS}}{\dot{V}_{IEA}} \right|_{s=f_c}} \quad \text{(eq. 48)}
\]

3. Since the control–to–output transfer function of the power stage should have \(-20\) dB/decade slope and \(-90^\circ\) phase at the crossover frequency of 0 dB as shown in Figure 11, it is necessary to place the zero of the compensation network (fiz) around one third (1/3) of the crossover frequency so that more than \(45^\circ\) phase margin is obtained. So, the capacitance \( C_{IC1} \) is determined as:

\[
C_{IC1} = \frac{1}{2\pi \times f_{IP} \times R_{IC}} \quad \text{(eq. 49)}
\]

### Design Example

Set crossover frequency as 4kHz:

\[
\left| \frac{\dot{V}_{CS}}{\dot{V}_{IEA}} \right|_{s=f_c} = \frac{0.015 \times 393}{5 \times 2\pi \times 4000 \times 100 \times 10^{-6}} = 0.469
\quad \text{(eq. 51)}
\]

\[
R_{IC} = \frac{1}{G_{MI} \times \left| \frac{\dot{V}_{CS}}{\dot{V}_{IEA}} \right|_{s=f_c}} = \frac{1}{88 \times 10^{-6} \times 0.469} = 24.2 \, k\Omega \quad \text{(eq. 52)}
\]

\[
C_{IC1} = \frac{1}{R_{IC} \times 2\pi f_{IP}} = \frac{1}{24.2 \times 10^3 \times 2\pi \times 4 \times 10^3 / 3} = 4.93 \, nF \quad \text{(eq. 53)}
\]

\[
C_{IC2} = \frac{2\pi \times f_{IP}}{R_{IC}} = \frac{2\pi \times f_{IP}}{24.2 \times 10^3} = 0.16 \, nF \quad \text{(eq. 54)}
\]

Use 24.3 k\Ω for \( R_{IC} \), 4.7 nF for \( C_{IC1} \), and 150 pF for \( C_{IC2} \).

### [STEP–10] PFC Voltage Loop Design

Since FAN9673 employs line feed–forward control, the power stage transfer function becomes independent of the line voltage. Then, the low–frequency, small–signal, control–to–output transfer function is obtained as:

\[
\frac{\dot{V}_{PFC}}{V_{IEA}} = \frac{f_{OUT–TOT} \times K_{MAX}}{5 \times sC_{OUT}} \quad \text{(eq. 55)}
\]

where \( K_{MAX} = P_{OUT\, MAX}/P_{OUT} \) and 5 V is window of error amplifier’s linear range (5.6 V–0.6 V = 5 V)

![Figure 12. Voltage Loop Compensation](image)

Proportional and integration (PI) control with high–frequency pole typically used for compensation. The compensation zero (fz) introduces phase boost, while the high–frequency compensation pole (fz) attenuates the switching ripple, as shown in Figure 12.

The transfer function of the compensation network is obtained:

\[
\frac{\dot{V}_{COMP}}{V_{PFC}} = \frac{2\pi f_{VI}}{s} \times \frac{1 + \frac{s}{2\pi f_{VZ}}}{1 + \frac{s}{2\pi f_{VP}}} \quad \text{(eq. 56)}
\]

where:

\[
f_{VI} = \frac{2.5}{\dot{V}_{out} \times 2\pi f_{VC1}, f_{VZ} = \frac{1}{2\pi \times R_{VC} \times C_{VC1}}}
\]

\[
f_{VP} = \frac{1}{2\pi \times R_{VC} \times C_{VC2}} \quad \text{(eq. 57)}
\]

\[G_{MV}\] is transconductance of voltage–loop error amplifier. The procedure to design the feedback loop is as follows:

1. Determine the crossover frequency (fz) around \(1/10–1/5\) of the line frequency. Since the control–to–output transfer function of power stage should have \(-20\) dB/decade slope and \(-90^\circ\) phase at the crossover frequency, as shown in Figure 12, it is necessary to place the zero of the compensation network (fz) around the crossover frequency so that \(45^\circ\) phase margin is obtained.

Then, the capacitance \( C_{VC1} \) is determined as:

\[
C_{VC1} = \frac{G_{MV} \times f_{OUT–TOT} \times K_{MAX}}{5 \times sC_{OUT} \times (2\pi f_{VC1})^2 \times V_{PFC}} \quad \text{(eq. 58)}
\]

To place the compensation zero at the crossover frequency, the compensation resistance is obtained as:

\[
R_{VC} = \frac{1}{2\pi f_{VC1} \times C_{VC1}} \quad \text{(eq. 59)}
\]
2. Place compensator high-frequency pole (fVP) at least a decade higher than fVC to ensure that it does not interfere with the phase margin of the voltage regulation loop at its crossover frequency. It should also be sufficiently lower than the switching frequency of the converter so noise can be effectively attenuated. Then, the capacitor CVC2 is determined as:

\[
C_{VC2} = \frac{1}{2\pi \times f_{VP} \times R_{VC}}
\]  
(eq. 60)

**Design Example**

Set the crossover frequency as 20 Hz:

\[
C_{VC1} = \frac{100 \times 10^{-6} \times 12.72 \times 1.3 \times \frac{2.5}{393}}{5 \times 2040 \times 10^{-6} (2\pi \times 20)^2} = 65.35 \text{ nF}
\]  
(eq. 61)

\[
R_{VC} = \frac{1}{2\pi \times 20 \times 65.35 \times 10^{-9}} = 121 \Omega
\]  
(eq. 62)

\[
C_{VC2} = \frac{1}{2\pi \times f_{VC} \times R_{VC}} = \frac{1}{2\pi \times 20 \times 10 \times 121 \times 10^3} = 6.58 \text{ nF}
\]  
(eq. 63)

Use 118 kΩ for RVC, 68 nF for CVC1, and 6.8 nF for CVC2.

**[STEP – 11] Channel Management Control**

Figure 13 shows the CM pin control with an external voltage signal. The VVEA control voltage is generated by a voltage-loop error amplifier and is proportional to average of input power. When VCM is pulled LOW to 0 V, the PFC channel is enabled. When the VCM is pulled HIGH and over 4 V, the channel is disabled. Figure 14 shows that channel 3 is disabled by an external signal when the system is operating at half-load condition.

**Figure 13. Channel Management by MCU**

**Figure 14. Phase Change of External Signal Control**

Figure 15 shows an external circuitry used to change the slope of VCM2/3. When VCM2/3 is between 4 V ~ 0 V, changing the slope of VCM2/3 can affect the overshoot/undershoot of the PFC output voltage during increase/decrease the loading, as shown in Figure 16. This method significantly improves the dynamic load performance of the PFC converter.

**Figure 15. Circuity for Channel Management by MCU**

**Figure 16. Channel Management by MCU**
**[STEP−12] Soft Start**

Figure 17 shows the soft start (SS) waveform. FAN9673 uses soft−start voltage, \( V_{SS} \), to clamp the PFC power command of voltage loop, \( V_{VEA} \). To increase the soft−start time, the value of the soft−start capacitance \( C_{SS} \) can be increased.

\[
C_{SS} = \frac{I_{SS} \times t_{SS}}{V_{SS}} \quad \text{(eq. 64)}
\]

*Design Example*

Assuming that \( V_{VEA} \) is out of clamping by \( V_{SS} \) at 5 V, design soft−start time \( t_{SS} \) as 100 ms. Since \( I_{SS} = 20 \mu\text{A} \), the required soft−start capacitor value is:

\[
C_{SS} = \frac{20 \times 10^{-6} \times 100 \times 10^{-3}}{5} = 0.4 \mu\text{F} \quad \text{(eq. 65)}
\]

0.47 \( \mu\text{F} \) is selected for \( C_{SS} \).

---

**[STEP−13] RLPK Setting**

The relationship between input voltage and \( V_{LPK} \) is shown in Figure 18. The peak−detection circuits identify the \( V_{IN} \) information from the \( I_{AC} \) current and represent it on \( V_{LPK} \) through a ratio. Note that the maximum \( V_{LPK} \) can’t be over 3.8 V when system operation at maximum AC input.

\[
V_{LPK} = \frac{V_{IN, PK}}{100} \times \frac{R_{RLPK}}{12.4k} \quad \text{(eq. 66)}
\]

As with the below design example, assume the maximum \( V_{IN, PK} \) at 373 V (264 V AC). The relationship of \( V_{IN, PK}/V_{LPK} \) is 100, then the \( V_{LPK} = 3.73 \text{ V} < 3.8 \text{ V} \).

---

**[STEP−14] Line Sensing for Brown−In/Out**

The FAN9673 has an internal AC UVP comparator that monitors the AC input voltage and disables PFC stage when the \( V_{BIBO} \) is less than 1.05 V for 450 ms. If the \( V_{BIBO} \) voltage is over 1.9 V/1.95 V, the PFC stage will be enabled. The VIR pin is used to set the AC input range, as shown in Table 2.
Table 2. AC INPUT RANGE WITH CONTROLLER SETTING

<table>
<thead>
<tr>
<th>Input Range</th>
<th>AC (V)</th>
<th>RVIR Setting</th>
<th>RIA C Setting</th>
<th>Brown-In/Out Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>Full–Range</td>
<td>85 – 264</td>
<td>10 kΩ</td>
<td>6 MΩ</td>
<td>AC 85 V/75 V</td>
</tr>
<tr>
<td>HV–Single</td>
<td>180 – 264</td>
<td>470 kΩ</td>
<td>12 MΩ</td>
<td>AC 170 V/160 V</td>
</tr>
</tbody>
</table>

The FAN9673 senses average value of the input voltage using the BIBO pin as shown in Figure 19. The average value of the input voltage is obtained by an averaging circuit using a low-pass filter with two poles.

The sensing circuit should be designed considering the nominal operation range of line voltage and brownout protection trip point as:

$$V_{\text{BIBO.L}} = V_{\text{LINE.MIN}} \times \frac{\sqrt{2} \times R_{B4}}{R_{B1+2} + R_{B3} + R_{B4} \times \frac{2}{\pi}}$$  \hspace{1cm} (eq. 68)

$$V_{\text{BIBO.L}} + \Delta V_{\text{BIBO}} < V_{\text{LINE.BI}} \times \frac{\sqrt{2} \times R_{B4}}{R_{B1+2} + R_{B3} + R_{B4}}$$  \hspace{1cm} (eq. 69)

where $V_{\text{LINE.MIN}}$ and $V_{\text{LINE.BI}}$ are specified brownout/in threshold in r.m.s. value.

When $V_{\text{AC}}$ is full range input (universal input), the brown–out/in thresholds $V_{\text{BIBO.L}}$ and $V_{\text{BIBO.L}} + \Delta V_{\text{BIBO.L}}$ are 1.05 V and 1.9 V. But if $V_{\text{AC}}$ is high–voltage single–range input (180 – 264 V AC), the brown–out/in thresholds of $V_{\text{BIBO.L}}$ and $V_{\text{BIBO.L}} + \Delta V_{\text{BIBO.L}}$ become 1.05 V and 1.75 V.

It is typical to set $R_{B3}$ as 10% of $R_{B1+2}$. The poles of the low–pass filter are given as:

$$f_{P1} = \frac{1}{2\pi \times C_{B1} \times R_{B3}}$$  \hspace{1cm} (eq. 70)

$$f_{P2} = \frac{1}{2\pi \times C_{B2} \times R_{B4}}$$  \hspace{1cm} (eq. 71)

To properly attenuate the twice line frequency ripple in $V_{\text{RMS}}$, it is typical to set the poles around 10 – 20 Hz.

**Design Example**

The brownout protection thresholds are 1.05 V ($V_{\text{BIBO.L}}$) and 1.75 V ($V_{\text{BIBO.L}} + \Delta V_{\text{BIBO.L}}$) respectively. The scaling down factor of the voltage divider is:

$$\frac{R_{B4}}{R_{B1+2} + R_{B3} + R_{B4}} = \frac{V_{\text{BIBO.L}}}{V_{\text{LINE.MIN}}} \times \frac{\pi}{2 \times \sqrt{2}}$$

$$= \frac{1.05}{160} \frac{\pi}{2 \times \sqrt{2}} = 7.289 \text{ m}$$  \hspace{1cm} (eq. 72)

The startup of the PFC controller at the minimum line voltage is checked as:

$$\sqrt{2} \times \frac{V_{\text{LINE.BI}} \times R_{B4}}{R_{B1+2} + R_{B3} + R_{B4}} = 170 \times \sqrt{2} \times 7.289 \text{ m} = 1.752 > 1.75 \text{ V}$$  \hspace{1cm} (eq. 73)

The resistors of the voltage divider network are selected as $R_{B1} = R_{B2} = 1 \text{ MΩ}$, $R_{B3} = 200 \text{ kΩ}$, $R_{B4} = 16.2 \text{ kΩ}$. To place the poles of the low–pass filter at 15 Hz and 22 Hz, the capacitors are obtained as:

$$C_{B1} = \frac{1}{2\pi \times f_{P1} \times R_{B3}} = \frac{1}{2\pi \times 15 \times 200 \times 10^3} = 53 \text{ nF}$$  \hspace{1cm} (eq. 74)

$$C_{B2} = \frac{1}{2\pi \times f_{P2} \times R_{B4}} = \frac{1}{2\pi \times 22 \times 16.2 \times 10^3} = 447 \text{ nF}$$  \hspace{1cm} (eq. 75)
DESIGN SUMMARY

<table>
<thead>
<tr>
<th>Application</th>
<th>Output Power</th>
<th>Input Voltage</th>
<th>Output Voltage/Output Current</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single–Stage Three–Channel PFC</td>
<td>5000 W</td>
<td>85 – 264 VAC</td>
<td>393 V/12.72 A</td>
</tr>
</tbody>
</table>

Features
- 180V – 264 V AC, Three–Channel PFC Using FAN9673
- Switch–Charge Technique of Gain Modulator for Better PF and Lower THD
- 40 kHz Low Switching Frequency Operation with IGBT
- Protections: Over–Voltage Protection (OVP), Under–Voltage Protection (UVP), and Over–Current Protection (ILIMIT), Inductor Saturation Protection (ILIMIT2)

Figure 20. Final Schematic of Design Example
APPENDIX

Table 3. PARAMETERS OF FAN9673 EVALUATION BOARD

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD Maximum Rating</td>
<td>20 V</td>
</tr>
<tr>
<td>VDD OVP</td>
<td>24 V</td>
</tr>
<tr>
<td>VCC UVLO</td>
<td>10.3 V/12.8 V</td>
</tr>
<tr>
<td>PVO</td>
<td>0 V – 1 V</td>
</tr>
<tr>
<td>PFC Soft–Start</td>
<td>106 ms</td>
</tr>
<tr>
<td>Brown–In/Out</td>
<td>170 V/160 V</td>
</tr>
<tr>
<td>VFBPFC for RDY</td>
<td>2.4 V/1.55 V (96% / 62%)</td>
</tr>
</tbody>
</table>

Table 4. MOSFET AND DIODE REFERENCE SPECIFICATION

<table>
<thead>
<tr>
<th>IGBTs</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage Rating</td>
</tr>
<tr>
<td>600 V (IGBT)</td>
</tr>
</tbody>
</table>

| Boost Diodes               |
| 600 V                      | FFH30S60STU          |

System Design Precautions

- Pay attention to the inrush current when AC input is first connected to the boost PFC convertor. It is recommended to use NTC and a parallel connected relay circuit to reduce inrush current.
- Add bypass diode DBP to provide a path for inrush current when PFC starts up.
- The PFC stage is normally used to provide power to a downstream DC–DC or inverter. It’s recommend that downstream power stage is enabled to operate at full load once the PFC output voltage has reaches a level close to the specified steady–state value.
- The PVO function is used to change the output voltage of PFC, VPFC. The VPFC should be kept at least 25 V higher than VIN.
LAYOUT GUIDE

- The current-sense resistor and current-sense filter (C_F1, C_F2) should be as close to the CS+/CS− pins as possible. (1)
- Similar to other power management devices, when laying out the PCB, it is important to use star grounding techniques and to keep the filter capacitor and control components to the controller IC and its GND pin as close as possible. (2, 3)
- Keep high-current power ground paths separate from the signal ground path. Make a single-point connection from signal ground to the power ground. The single-point connection is preferable to be close to FAN9673’s GND and the power ground close to the current-sensing resistors. (4, 5)
- Keep the routing of the current-sense signals and the routing of the single-point ground connection as close as possible.

- Place the external gate drivers close to the power switches. Keep the PCB tracks for the power switches’ gate drive short and wide to handle the peak value of gate drive current.
- With non-isolated gate driver, the return path for the OPFC gate drive currents go through the power ground. Minimize the loops between the OPFC driver outputs, external gate-driver buffer transistors, current-sensing resistor, and power ground to avoid inducing noise. That is, keep the controller to the switching devices as close as possible. (6)
- To minimize the possibility of interference caused by magnetic coupling from the boost inductor, the device should be located at least 2.5 cm (1 inch) away from the boost inductor. It is also recommended that the device not to be placed underneath the magnetic components.

Figure 21. Layout Diagram
RELATED PRODUCT INFORMATION

- **FAN9673** – Three Channels Interleaved CCM PFC Controller
- **FAN6982** – CCM Power Factor Correction Controller
- **AN−8027** – FAN480X PFC+PWM Combo Controller

Application