ON Semiconductor

Is Now

To learn more about onsemi™, please visit our website at
www.onsemi.com
Introduction
Recent growth in high-speed data transmission between high-speed ICs demand more bandwidth than ever before while still maintaining high performance, low power consumption and good noise immunity. Emitter Coupled Logic (ECL) recognized the challenge and provided high performance and good noise immune devices. ECL migrated toward low voltages to reduce the power consumption and to keep up with current technology trends by offering 3.3 V and 2.5 V Low Voltage ECL (LVECL) devices.

LVDS (Low Voltage Differential Signaling) technology also addresses the needs of current high performance applications. LVDS as specified in ANSI/TIA/EIA–644 by Data Transmission Interface committee TR30.2 and IEEE 1596.3 SCI–LVDS by IEEE Scalable Coherent Interface standard (SCI) is a high speed, low power interface that is a solution in many application areas. LVDS provides an output swing of 250 mV to 400 mV with a DC offset of 1.2 V. External resistor components are required for board-to-board data transfer or clock distribution.

LVECL and LVDS are both differential voltage signals, but with different output amplitude and offset. The purpose of this documentation is to show the interfacing between LVECL and LVDS. In addition, it gives interface recommendations to and from 5.0 V supplied PECL devices and negative supplied ECL or NECL.

ECL Levels
Today’s applications typically use ECL devices in the PECL mode. PECL (Positive ECL) is nothing more than supplying any ECL device with a positive power supply (VCC = +5.0 V, VEE = 0 V). In addition, ECL uses differential data transmission technology, which results in better noise immunity. Since the common mode noise is coupled onto the differential interconnect, it will be seen as a common mode modulation and will be rejected.

With the trend towards low voltage systems, a new generation of ECL circuitry has been developed. The Low Voltage NECL (LVNECL) devices work using negative –3.3 V or –2.5 V power supply, or more popular positive power supplies, VCC = +3.3 V or +2.5 V and VEE = GND as LVPECL. LVECL maintains 750 mV output swing with a 0.9 V offset from VCC, which makes them ideal as peripheral components.

The temperature compensated (100EL, 100LVEL, 100EP, 100LVEP) output DC levels for the different supply levels are shown in Table 1. ECL outputs are designed as an open emitter, requiring a DC path to a more negative supply than VOLT. (see AND8020 for ECL Termination information).

ECL standard DC input levels are also relative to VCC. Many devices are available with Voltage Input High Common Mode Range (VIHCMR). These differential inputs allow processing signals with small VINPPMIN (down to 200 mV, 150 mV or even 50 mV signal levels) within an appropriate offset range. The VIHCMR ranges of ECL devices are listed in each respective data sheets.
Table 1. MC100EXXX/MC100ELXXX/LVELXXX/EPXXX/LVEPXXX (TA = 0°C to +85°C)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>2.5 V LVPECL (Note 1)</th>
<th>3.3 V LVPECL (Note 1)</th>
<th>5.0 V PECL (Note 1)</th>
<th>NECL</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC</td>
<td>Positive Supply Voltage</td>
<td>+2.5</td>
<td>+3.3</td>
<td>+5</td>
<td>GND</td>
<td>V</td>
</tr>
<tr>
<td>VEE</td>
<td>Negative Supply Voltage</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>−5.2, −4.5, −3.3 or −2.5</td>
<td>V</td>
</tr>
<tr>
<td>VOH</td>
<td>Maximum Output HIGH Level</td>
<td>1.680</td>
<td>2.480</td>
<td>4.180</td>
<td>−0.820</td>
<td>V</td>
</tr>
<tr>
<td>VOH</td>
<td>Typical Output HIGH Level</td>
<td>1.555</td>
<td>2.355</td>
<td>4.055</td>
<td>−0.945</td>
<td>V</td>
</tr>
<tr>
<td>VOH</td>
<td>Minimum Output HIGH Level</td>
<td>1.430</td>
<td>2.230</td>
<td>3.930</td>
<td>−1.070</td>
<td>V</td>
</tr>
<tr>
<td>VOL</td>
<td>Maximum Output LOW Level</td>
<td>0.880</td>
<td>1.680</td>
<td>3.380</td>
<td>−1.620</td>
<td>V</td>
</tr>
<tr>
<td>VOL</td>
<td>Typical Output LOW Level</td>
<td>0.755</td>
<td>1.555</td>
<td>3.255</td>
<td>−1.745</td>
<td>V</td>
</tr>
<tr>
<td>VOL</td>
<td>Minimum Output LOW Level</td>
<td>0.630</td>
<td>1.430</td>
<td>3.130</td>
<td>−1.870</td>
<td>V</td>
</tr>
</tbody>
</table>

1. All levels vary 1:1 with VCC and loaded with 50 Ω to VCC − 2.0 V.

LVDS Levels

As the name indicates, the LVDS main attribute is the low voltage amplitude levels compared to other data transmission standards, as shown in Figure 1. The LVDS specification states 250 mV to 400 mV output swing for driver/transmitter (VOUTPP). The low voltage swing levels result in low power consumption while maintaining high performance levels required by most users. In addition, LVDS uses differential data transmission technology equivalent to ECL. Furthermore, LVDS technology is not dependent on specific power supply levels like ECL technology. This signifies an easy migration path to lower supply voltages such as 3.3 V, 2.5 V, or lower voltages while still maintaining the same signaling levels and high performance. ON Semiconductor currently provides a 2.5 V 1:5 dual differential LVDS Clock Driver/Receiver (MC100EP210S).

LVDS require a 100 Ω load resistor between the differential outputs to generate the Differential Output Voltage (VOD) with a maximum current of 2.5 mA flowing through the load resistor. This load resistor will terminate the 50 Ω controlled characteristic impedance line, which prevent reflections and reduces unwanted electromagnetic emission (Figure 2).

LVDS receivers require 200 mV minimum input swing within the input voltage range of 0 V to 2.4 V and can tolerate a minimum of ±1.0 V ground shift between the driver’s ground and the receiver’s ground, since LVDS receivers have a typical driver offset voltage of 1.2 V. The common mode range of the LVDS receiver is 0.2 V to 2.2 V, and the recommended LVDS receiver input voltage range is from 0 V to 2.4 V. Common mode range of LVDS is similar to the theory of Voltage Input HIGH Common Mode Range (VIHCMR) of ECL devices.

Currently more LVDS standards are being developed as LVDS technology gains in popularity.

BLVDS

Bus LVDS (BLVDS) was developed for multipoint applications. This standard is targeted at heavily loaded back planes, which reduces the impedance of the transmission line by 50% or more. By providing increased drive current, the double termination seen by the driver will be compensated.

M−LVDS

TIA TR30.2 standards group is developing another multipoint LVDS application called Multipoint LVDS (M−LVDS). The maximum data rate is 500 Mbps.
GLVDS and SLVS

Ground referenced LVDS (GLVDS) is similar to LVDS except the driver output voltage offset is nearer to ground. The advantage of GLVDS is the use of very low power supply voltages (0.5 V).

Similar standard to GLVDS is SLVS (Scalable Low-Voltage Signaling for 400 mV) by JEDEC. The interface is terminated to ground with 400mV swing and a minimum supply voltage of 0.8 V.

LVDM

LVDM is designed for double 100 Ω–terminated applications. The driver’s output current is two times the standard LVDS, thus producing LVDS characteristic levels.

Interfacing

Common mode range inputs are capable of processing signals with 150 mV to 400 mV amplitude. The ECL input processes signals up to 1.0 V amplitude. The DC voltage levels should be within the voltage input HIGH common mode range (V_HCMR).

To interface between these two voltage levels, capacitive coupling can be used. Only clock or coded signals should be capacitively coupled. A capacitive coupling of NRZ signals will cause problems, which can require a passive or active interfacing.

Table 2. LVDS LEVELS

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td><strong>Symbol</strong></td>
<td><strong>Parameter</strong></td>
<td><strong>LVDS Specification</strong></td>
<td><strong>BLVDS Specification</strong></td>
<td><strong>M–LVDS Specification</strong></td>
<td><strong>GLVDS Specification</strong></td>
<td><strong>LVDM Specification</strong></td>
<td><strong>Unit</strong></td>
</tr>
<tr>
<td></td>
<td><strong>V_{PP}</strong></td>
<td>Output Differential Voltage</td>
<td>250</td>
<td>400</td>
<td>240</td>
<td>500</td>
<td>480</td>
<td>650</td>
</tr>
<tr>
<td></td>
<td><strong>V_{OS}</strong></td>
<td>Output Offset Voltage</td>
<td>1125</td>
<td>1275</td>
<td>1225</td>
<td>1375</td>
<td>300</td>
<td>2100</td>
</tr>
<tr>
<td></td>
<td><strong>R_L</strong></td>
<td>Load Resistor</td>
<td>100</td>
<td>27</td>
<td>50</td>
<td>50</td>
<td>Internal To Rx</td>
<td>50</td>
</tr>
<tr>
<td></td>
<td><strong>I_{OD}</strong></td>
<td>Output Differential Current</td>
<td>2.5</td>
<td>4.5</td>
<td>9</td>
<td>17</td>
<td>9</td>
<td>13</td>
</tr>
</tbody>
</table>

Receiver

<table>
<thead>
<tr>
<th>Input Voltage Range</th>
<th>Differential HIGH Input Threshold</th>
<th>Differential LOW Input Threshold</th>
<th>V_{gpd} &lt; 950 mV (Note 2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 to 2400 MV</td>
<td>+100 to +100 mV</td>
<td>−100 to −100 mV</td>
<td>V_{gpd} &lt; 950 mV (Note 2)</td>
</tr>
</tbody>
</table>

2. V_{gpd} is the voltage of Ground Potential Delta across or between boards.
Capacitive Coupling LVDS to ECL

Capacitive Coupling LVDS to ECL Using $V_{BB}$

Several ECL devices provide an externally accessible $V_{BB}$ ($V_{BB} = V_{CC} - 1.3V$) reference voltage. This ECL reference voltage can be used for differential capacitive coupling. The 10 nF capacitor can be used to decouple $V_{BB}$ to GND. (Figure 3)

Figure 3. Capacitive Coupling LVDS to ECL Using $V_{BB}$

Capacitive Coupling LVDS to ECL with External Biasing

If $V_{BB}$ reference voltage is not available, equivalent DC voltage can be generated using a resistor divider network. The resistor values depend on $V_{CC}$ and $V_{EE}$ voltages (Table 3). Stability is enhanced during null signal conditions if a 50 mV differential voltage is maintained between the divider networks. (Figure 4)

Table 3. Examples:

<table>
<thead>
<tr>
<th>$V_{CC}$ = GND</th>
<th>$V_{EE} = -5.0$ V</th>
<th>R1 = 1.2 kΩ</th>
<th>R2 = 3.4 kΩ</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{CC}$ = GND</td>
<td>$V_{EE} = -3.3$ V</td>
<td>R1 = 680 kΩ</td>
<td>R2 = 1.0 kΩ</td>
</tr>
<tr>
<td>$V_{CC}$ = GND</td>
<td>$V_{EE} = -2.5$ V</td>
<td>R1 = 100 kΩ</td>
<td>R2 = 90 kΩ</td>
</tr>
</tbody>
</table>

Figure 4. Capacitive Coupling LVDS to ECL with External Biasing

In the layout for both interfaces, the resistors and the capacitors should be located as close as possible to the ECL input to insure reduced reflection and increased signal integrity.

Capacitive Coupling ECL to LVDS

The ECL output requires a DC bias current path to $V_{EE}$; therefore, the pulldown termination resistors, $R_T$, are connected to $V_{EE}$. In Figure 5 the Thevenin resistor pair of $R_1$ and $R_2$ represent the first termination of the transmission line $Z = 50$ ohms since $R_1 \parallel R_2$ and generates an appropriate 50 ohms. A second termination is in the LVDS receiver (internal or external). The two terminations attenuate the 800 mVpp ECL swing 50% to 400 mVpp. A voltage divider from $R_1$ and $R_2$ provides an acceptable DC offset level of 1.3 V.

Figure 5. Capacitive Coupling ECL to LVDS

An example of capacitive coupled LVPECL (ECLinPS Plus™ Device) to LVDS is shown below. (Figure 6)

Figure 6. Capacitive Coupling LVPECL to LVDS

Capacitive Coupling ECL to LVDS Using $V_{OS}$ Reference Voltage

Some LVDS devices supply external offset reference voltage ($V_{OS}$), which can be used for capacitive coupling. When the transmission line is very short, a parallel
termination should be used and placed as close as possible to the coupling capacitors. (Figure 7)

![Figure 7. Capacitive Coupling ECL to LVDS Using V_{OS} Reference Voltage](image)

**Direct Interfacing**

**Interfacing from 2.5 V LVPECL to LVDS**

Provided that the LVDS receiver can tolerate large input voltage peak to peak amplitude, 2.5 V LVPECL can be directly interfaced to LVDS receiver using proper ECL termination. 2.5 V LVPECL will be able to drive LVDS receiver with and without internal 100 \( \Omega \) termination resistor. (See Figures 8, 9 and 10).

![Figure 8. Interfacing 2.5 V LVPECL to LVDS with External 100 \( \Omega \) Termination Resistor](image)

![Figure 9. Interfacing 2.5 V LVPECL to LVDS with Internal 100 \( \Omega \) Termination Resistor](image)

![Figure 10. PSPICE Simulation Levels of 2.5V LVPECL to LVDS Interface with Example Resistor Values](image)

Furthermore, series termination can be used to reduce the amplitude of the signal as described in AND8020 application note, by placing \( R_s \) resistor between the driver and the transmission line. (See Figures 11, 12 and 13).

![Figure 11. Interfacing 2.5 V LVPECL to LVDS with Series \( R_s \) and External 100 \( \Omega \) Termination Resistor](image)
Interfacing from 3.3 V LVPECL to LVDS

Since the output levels $V_{OH}$ and $V_{OL}$ of 3.3 V LVPECL are more positive than the input range of LVDS receiver, special interface is required. (See Figures 14 and 15). Furthermore, the open emitter design of the ECL output structure need proper termination, which can be incorporated with the resistor divider network to generate a proper LVDS DC levels (eq. 1).

$$RE1 + RE2 = RE \quad (eq. 1)$$

The resistor divider network will divide the output common mode voltage of LVPECL ($V_{CM(LVPECL)}$) to input common mode voltage of LVDS ($V_{CM(LVDS)}$).

$$\frac{RE2}{RE1 + RE2} = \frac{V_{CM(LVDS)}}{V_{CM(LVPECL)}} \quad (eq. 2)$$

Where:
- $RE1 = \text{partial emitter current bias resistor}$
- $RE2 = \text{partial emitter current bias resistor}$
- $RE = RE1 + RE2$, the total emitter current bias resistor
(see AND8020)
- $V_{CM(LVPECL)} = \text{Common Mode Voltage}$
- $V_{CM(LVDS)} = \text{Common Mode Voltage}$

3.3 V LVPECL will be able to drive LVDS receiver with and without internal 100 $\Omega$ termination resistor. The above equations may give non-standard resistor values and when choosing resistors off the shelf, to avoid cutoff condition under worst-case scenario.

Examples:

For 50 $\Omega$ controlled impedance, the resistor values for 3.3V LVPECL converted to LVDS voltage levels are as follows:

- $RE1 = 55 \Omega$
- $RE2 = 95 \Omega$
- $RE1 + RE2 = RE = 150 \Omega$
- $RT = 100 \Omega$
- $V_{CM(LVPECL)} = 1.9 V$
- $V_{CM(LVDS)} = 1.2 V$
Interfacing from LVDS to LVPECL

The input common mode range of the low voltage ECL line receivers are wide enough to process LVDS signals. (Figure 17)

Interfacing from PECL to LVDS

Since the output levels $V_{OH}$ and $V_{OL}$ of 5 V PECL are more positive than the input range of LVDS receiver, special interface is required. (See Figure 18). Furthermore, the open emitter design of the ECL output structure need proper termination, which can be incorporated with the resistor divider network to generate a proper LVDS DC levels (eq. 3).

\[
R_{E1} + R_{E2} = R_E \quad (eq. 3)
\]

The resistor divider network will divide the output common mode voltage of PECL ($V_{CM(PECL)}$) to input common mode voltage of LVDS ($V_{CM(LVDS)}$).

\[
\frac{R_{E2}}{R_{E1} + R_{E2}} = \frac{V_{CM(LVDS)}}{V_{CM(PECL)}} \quad (eq. 4)
\]

Where:
- $R_{E1}$ = partial emitter current bias resistor
- $R_{E2}$ = partial emitter current bias resistor
- $R_E = R_{E1} + R_{E2}$, the total emitter current bias resistor (see AND8020)
- $V_{CM(PECL)}$ = Common Mode Voltage
- $V_{CM(LVDS)}$ = Common Mode Voltage

The above equations may give non—standard resistor values and when choosing resistors off the shelf, to avoid cutoff condition under worst—case scenario.

Examples:
For 50 Ω controlled impedance, the resistor values for 5V PECL converted to LVDS voltage levels are as follows:

- $R_{E1} = 134 \, \Omega$
- $R_{E2} = 66 \, \Omega$
- $R_{E1} + R_{E2} = R_E = 200 \, \Omega$
- $R_T = 100 \, \Omega$
- $V_{CM(PECL)} = 3.65 \, V$
- $V_{CM(LVDS)} = 1.2 \, V$

Figure 17. Interfacing LVDS to LVPECL

![Diagram showing interfacing LVDS to LVPECL]

Figure 18. Interfacing 5 V PECL to LVDS

![Diagram showing interfacing 5 V PECL to LVDS]
Figure 19. PSPICE Simulated Voltage Levels of 5 V PECL to LVDS Interface with Example Resistor Values

Interfacing from +3.3 V LVDS to +5.0 V PECL

To translate LVDS signals to PECL a differential ECL device with extended common mode range inputs (See Table 4) can be used to process and translate LVDS signals when supplied with 5.0 V ± 5% supply voltage. (See Figure 20)

Figure 20. Interfacing LVDS to PECL

Interfacing Between NECL to LVDS

ON Semiconductor has developed level translators to interface between the different voltage levels. The MC100EP90 translates from negative supplied ECL to LVPECL. The interface from LVPECL to LVDS inputs is described above. (Figure 21)

Figure 21. Interfacing from NECL to LVDS

To interface from LVDS to negative supplied ECL the common mode range (V_HCMR) of the MC100LVEL91 for −3.3 V supply and the MC100EL91 for −4.5 V/−5.2 V supply is wide enough to process LVDS signals. (See Figure 22)

If V_CC = +5 V ± 5% supply and a V_EE = −5.2 V ± 5% supply is available the MC10E1651 can be used.

Figure 22. Interfacing from LVDS to NECL