AN-5081
High Gain Step-up Converter with Coupled Inductor for Piezoelectric Element Drive

Introduction

Recently, the piezoelectric actuator is widely used in many applications especially the mobile devices such as digital cameras and smart phone camera modules due to its compact size and high resolution of the displacement. While the available power source is low-voltage battery in the mobile devices, the high driving voltage is required to drive piezoelectric actuators for high performances. Therefore, a step-up converter is necessary which has high voltage conversion ratio from several volts to several decades or more than one hundred volts.

Conventional step-up dc-dc converters or boost converters are not suitable for high voltage conversion ratio since the effective series resistor (ESR) of the boost inductor prohibits the output voltage from increasing more than 10 times of the input voltage. In this article, a high step-up dc-dc converter with tapped inductor or coupled inductor is introduced and its operational principle and design procedure will be described as well.

For a 1.5 W system with 3 V of the input and 60 V of the output as an example, the experimental results and schematic are given with simple explanation of the full-bridge driver stage of the FAN8831, an optimized control IC including dc-dc step-up converter and full-bridge driver for driving piezoelectric actuators by Fairchild.

Characteristics of Piezoelectric Actuators

Unlike electric motors, piezoelectric actuators convert the electrical energy to the mechanical energy directly with no generation of magnetic field. High resolution of the displacement in sub-nanometer range, excellent dynamic responses, and low power consumption are the advantages of the piezoelectric actuator also [1]. Thus, piezoelectric actuators are used in various applications nowadays.

The piezoelectric actuators are mainly characterized by a non-linear capacitive behavior. Figure 1 shows the impedance curve of a piezoelectric actuator near resonance frequencies. Figure 2 shows the equivalent electrical circuit of a piezoelectric actuator. Van Dyke’s Model [2]. At low frequencies, since the left leg (R_m L_m C_m in series) looks C_o only due to its high impedance compared to L_m and R_m, the total impedance is the sum of C_o and C_m. At the series resonance frequency f_r, the magnitudes of the impedance of L_m and C_m are same and their polarities are opposite each other so that the total impedance of the left leg is R_m. Thus, the total impedance of the piezoelectric actuator and the series resonance frequency are as follows:

\[
Z_{f_r} = R_m \parallel Z_{C_m @ f_r} = \frac{R_m Z_{C_m @ f_r}}{R_m + Z_{C_m @ f_r}},
\]

\[
f_r = \frac{1}{2\pi \sqrt{L_mC_m}}
\]

Ignoring the damping resistor R_m, the locally maximum total impedance occurs at the parallel resonance frequency f_c as follows:

\[
f_c = \frac{1}{2\pi \sqrt{L_mC_o}} \text{ where } C_{eq} = \frac{C_mC_o}{C_o + C_m}
\]

At high frequencies, the total impedance will be almost C_o because the left leg looks L_m only and the impedance of C_o is generally lower than that of L_m.
The capacitance $C_a$ depends on the area and thickness of the ceramic, as well as on its material properties. It also depends on the number of layers when considering the stacked actuators assembled with thin and laminar wafers of electro-active ceramic material electrically connected in parallel. To get mechanical movement, $C_a$ should be charged and discharged repeatedly by a driver with an appropriate frequency. Meanwhile, the impedance curve is divided into three regions: capacitive regions for $f < f_c$, and inductive region for $f_c < f < f_o$. For Zero Voltage Switching (ZVS) operation, it is usually recommended to operate in the inductive region since the operating current lags behind the applied voltage to the load. In the piezoelectric actuator, however, the energy in $L_m$ is not enough to discharge $C_a$ fully in general so that it is hard to achieve ZVS operation even though the piezoelectric actuator operates in the inductive region. Thus the charging and discharging currents show a large sharp shape in a hard switching manner in any operating frequencies.

The maximum mechanical movement is obtained when operating at the series resonance frequency $f_c$ since the total impedance of the piezoelectric actuator is the lowest at $f_c$. Thus it is effective to operate at $f_c$, and it is required to consider how to improve the hard switching conditions to increase the efficiency by reducing switching losses. It is out of scope of this article but interesting topic.

**Driving Piezoelectric Actuator**

To drive piezoelectric actuators from a low-voltage battery in portable devices, a multi-stage converter is needed: a boost stage to get high driving voltage and a bridge stage to drive the piezoelectric actuators effectively, as shown in Figure 3.

![Figure 3. Power Stages to Drive Piezoelectric Actuators from Low-Voltage Battery](image_url)

Ideally, the voltage conversion ratio of a conventional boost converter becomes infinity as the duty cycle increases to unity. In practical, however, it is limited due to the boost inductor copper loss. According to [3], the voltage conversion ratio of continuous conduction mode (CCM) operation with the ESR of the boost inductor is as follows:

$$V_v = \frac{1}{1 - D} \left(1 + \frac{R_s}{(1-D)R}ight)$$

(3)

where $V$ is the output voltage, $V_v$ is the input voltage, $D$ is the duty cycle, $R$ is the load resistor, and $R_s$ is the ESR of the boost inductor. The conversion ratio will be decreased as the ratio of $R_s$ to $R$ increases. Figure 4 shows the effect of the ESR in a graphical way. It is noticeable that the voltage conversion ratio does not exceed 5 when $R_s$ is 1% of the load resistor $R$.

![Figure 4. Voltage Conversion Ratio of a Boost Converter with Inductor Copper Loss (from reference [3])](image_url)

There are two kinds of piezoelectric actuators in view point of construction: one is a single-layer, and the other is a multi-layer one. The single-layer one is relatively cheap and easily available but its driving voltage is so high up to several hundred voltages in peak-to-peak manner. Meanwhile, the multi-layer piezoelectric actuator has low driving voltage about 20 to 60 V in peak-to-peak manner, but it's expensive compared to the single-layer one. To make the total system cost low, it is favorable to use a single-layer one. It is required to provide a high driving voltage enough to drive the single-layer piezoelectric actuators even though the available power source is low-voltage battery in the mobile devices. As mentioned before, a conventional boost converter is not suitable for driving the single-layer piezoelectric actuators due to its low voltage conversion ratio. Therefore, a step-up converter is necessary which has high voltage conversion ratio from several volts to several decades or more than one hundred volts.

The voltage across the piezoelectric actuators changes its polarity to get the mechanical movement in the bridge stage with the high driving voltage which comes from the output of the high step-up boost stage. While the piezoelectric actuator shows either expansion or contraction with a half-bridge topology, it can be expanded and contracted with positive and negative applied voltage when a full-bridge is used. Therefore, full-bridge topologies as a secondary stage are more favorable to lighten the burden of the boost stage in its voltage conversion ratio point of view.

The FAN8831 is a suitable control IC for driving piezoelectric actuators manufactured by Fairchild. It contains both of two stages depicted in Figure 3. The Critical Conduction Mode (CRM) operated boost controller is integrated with a power MOSFET which has 36 V of the voltage rating. Many protection functions such as Over-Voltage Protection (OVP), Over-Current Protection (OCP), and Thermal Shutdown (TSD) are included in the boost controller as well. As a full-bridge stage, four high-voltage (75 V) rated MOSFETs are integrated: two are low-side driven and the others are high-side driven with high-side gate drivers. The shoot-
through prevention function is also included in the full-bridge stage. All of them are realized in QFN package sized 4 mm by 4 mm with 0.9 mm of the height.

In the next chapter, a high step-up dc-dc converter with tapped inductor or coupled inductor, a well-known topology is introduced. Its operational principle and design procedure is described as well.

High-Voltage Conversion Ratio Boost Converter with Coupled Inductor

Operational Principles

As described in the previous chapter, a conventional boost converter provides limited output voltage due to the copper loss of the inductor. Moreover, the duty cycle should be increased near to unity to get a large voltage conversion ratio. It requires a smaller inductance, resulting in the high current stress on the main switch and high conduction losses. Since the output voltage is imposed on the main switch when turned off, the voltage stress is also high and so does the switching losses. Figure 5 shows the disadvantages of the conventional boost converter.

Figure 6 shows the schematic of the coupled inductor boost converter and its key waveforms in CRM operation. If the turn’s ratio n is zero, i.e. N2 is zero, it is identical to the conventional boost converter. Figure 7 shows the equivalent circuit for each mode. When the main switch (Q) turns on, iQ(t) increases with the slope of VBAT over L1, resulting in the built-up of energy in L1. Since the voltage across the secondary turns N2 is nVBAT, the diode voltage VD(t) is V0+nVBAT, as shown in Figure 6 (b). After Q turns off, the voltage across the total inductor L eq becomes V0+V BAT, so that the diode current iD(t) decreases with the slope of V0-V BAT over L2. Since the voltage across the primary turns N1 is N1(V0+V BAT) over N1+N2, the switch voltage VQ(t) is (N1V0+N2VBAT) over N1+N2, lower than V0 when N2 is greater than N1 for high voltage conversion ratio.

To overcome these shortcomings, lots of topologies have been proposed. Among them the coupled inductor boost converter has attracted a lot of attention due to the high voltage conversion ratio, no additional components, the simple winding structure in the inductor, and low voltage stress on the main switch. [4]-[7].
The peak current of the switch (I_{Q,PK} or I_{PK}) is obtained as follows:

\[ I_{PK} = \frac{V_{BAT}}{L_1} dT_s \]  

(8)

Due to the CRM operation, the peak current of the diode (I_{D,PK}) is obtained as follows:

\[ I_{D,PK} = \frac{V_o - V_{BAT}}{L_{eq}} (1-d)T_s = \frac{V_o - V_{BAT}}{(1+n)^2 L_1} (1-d)T_s \]  

(9)

Since the output voltage is obtained as Equation (7), I_{D,PK} can be expressed with I_{PK} as follows:

\[ I_{D,PK} = \frac{1+n}{1+n} \frac{V_{BAT} - V_{BAT}}{L_{eq}} (1-d)T_s \]  

(10)

According to Equation (7), the voltage conversion ratio depends on the turn’s ratio of the coupled inductor. If the turn’s ratio is 3, the voltage gain becomes more than 10 for 0.7 of the duty cycle. It will be also decreased when the copper loss of the inductor is considered. Nevertheless, it is large compared to the conventional boost converter. Thus, it is possible to make a sufficient output voltage from a low-voltage battery to drive the piezoelectric actuator by tuning the turn’s ratio. As can be seen in Figure 6, the voltage stress on the main switch is much lower than the conventional one. Therefore, the switching losses especially capacitive discharging losses can be reduced. However, the peak current of the main switch is 1+n times larger than the conventional one, which is one of the disadvantages of this topology. In addition, the voltage stress of the diode is increased as well.

**Design Procedure**

In this section, a design procedure for the coupled inductor boost converter using FAN8831 is presented with the specifications as follows:

- **Nominal Input Voltage**: 3.0 V\text{DC} (Battery)
- **Input Voltage Range**: 2.7 ~ 3.3 V\text{DC}
- **Switching Frequency**: 350 kHz at Full Load
- **Output**: 60 V\text{DC} / 25 mA (1.5 W)

The FAN8831 provides Zero Current Detection (ZCD) function allowing the next switching at the moment the inductor current becomes zero. Thus the desired operation mode is CRM.
**[STEP-1] Determine Turns Ratio and Duty Cycle**

For prevent absolute maximum voltage in operating condition, the switching voltage $V_{LX}$ should be lower than 35 V, as can be seen in Figure 8.

$$V_{LX} = V_{Q,DS} = V_{BAT} + \frac{V_O - V_{BAT}}{n+1} = \frac{V_O + nV_{BAT}}{n+1}$$  \hspace{1cm} (11)

Therefore, the turn’s ratio can be calculated as follows:

$$n = \frac{V_O - V_{LX}}{V_{LX} - V_{BAT}}$$  \hspace{1cm} (12)

To determine the turn’s ratio, the input voltage variation has to be considered as well.

After getting the turn’s ratio of the coupled inductor, the duty cycle can be determined using Equation (7) as follows:

$$d = \frac{G-1}{G+n}$$  \hspace{1cm} (13)

*(Design Example)* To get $V_{LX}$ of 16 V using Equation (12), the turns ratio is calculated as follows:

$$n_{\text{max}} = \frac{V_O - V_{LX}}{V_{LX} - V_{BAT \text{ max}}} = \frac{60 - 16}{16 - 3.3} = 3.46$$

$$n_{\text{min}} = \frac{V_O - V_{LX}}{V_{LX} - V_{BAT \text{ min}}} = \frac{60 - 16}{16 - 2.7} = 3.3$$

Thus the turn’s ratio is selected as 4. Then the duty cycle is obtained using Equation (13).

$$d_{\text{max}} = \frac{V_O - 1}{V_{BAT \text{ max}} + n} = \frac{60 - 1}{2.7} = 0.81$$

$$d_{\text{min}} = \frac{V_O - 1}{V_{BAT \text{ min}} + n} = \frac{60 - 1}{3.3} = 0.77$$

Nominal 0.79 is the duty cycle of the converter when the input voltage is 3 V.

Like the conventional boost converter, the voltage conversion ratio or voltage gain of the coupled inductor boost converter is also limited due to the conduction losses in the used inductors. It is more considerable since the ESR of the coupled inductor is larger than the conventional one due to more turns. The voltage conversion ratio of CCM or CRM operation with the ESR of the boost inductor is obtained as follows:

$$\frac{V_O}{V_{\text{BAT}}} = \frac{1 + nd}{1 - d} \left( \frac{r_1}{R(1 - d)} + \frac{r_2d(1 + n)^2}{R(1 - d)^2} \right)$$  \hspace{1cm} (14)

where $R$ is the load resistance, $r_1$ is the primary side ESR and $r_2$ is the sum of $r_1$ and the secondary side ESR, as depicted in Figure 8. As can be seen in Equation (14), the decreasing factor becomes significant as the turns ratio of the coupled inductor increases to obtain the high voltage conversion ratio. Figure 9 shows Equation (14) in a graphical way with $n=7$, $R=5,500 \, \Omega$, and $r_1=1.5 \, \Omega$, $3.0 \, \Omega$, and $5.0 \, \Omega$ as examples.

**[STEP-2] Find Magnetizing Inductances**

In CRM operation, the magnetizing inductance of the coupled inductor can be obtained from the slope of the inductor current, as shown in Figure 10. During $t_{\text{OFF}}$, the inductor current flows through the diode and its average over one switching period is equivalent to the load current, $I_{\text{OUT}}$ which is given as a specification. The average of the diode current is calculated as follows:

$$I_{\text{OUT}} = \frac{I_{D,PK} \times (1 - d)}{2}$$  \hspace{1cm} (15)
The diode peak current is expressed as follows:

\[ I_{D,PK} = \frac{2I_{OUT}}{1 - d} \]  \hspace{1cm} (16)

According to Equation (10), the peak current of the main switch is obtained as follows:

\[ I_{PK} = \frac{2I_{OUT}(1 + n)}{1 - d} \]  \hspace{1cm} (17)

Combining Equations (17) and (8) yields

\[ L = \frac{V_{BAT}dT_S}{I_{PK}} = \frac{V_{BAT}(d(1-d)T_S)}{2I_{OUT}(1+n)} \]  \hspace{1cm} (18)

To get more exact equation for the inductance, the system efficiency has to be considered. There are lots of loss factors in the converter such as the ESR of the inductor, MOSFET’s turn-on resistance, diode’s forward drop, the non-ideal coupling of transformer, and so on. For all kinds of the loss terms, it could be divided into two categories. The first is the losses after transformer in view point of the power flowing like diode’s forward drop and including the transformer loss itself. In this case, the peak current required in Equation (17) should be increased to carry not only the output power but also the loss terms. On the other hand, the diode peak current calculated in Equation (16) is not changed since the output load current is kept constant regardless of the loss terms. Therefore, this loss factors related transformer and diode on the turn’s ratio so that \( I_{PK} \) and \( L_1 \) in Equations (17) and (18) should be modified as follows:

\[ I_{PK} = \frac{2I_{OUT}(1 + n)}{1 - d} \]  \hspace{1cm} (19)

\[ L = \frac{V_{BAT}dT_S}{I_{PK}} = \frac{V_{BAT}(d(1-d)T_S)}{2I_{OUT}(1+n)} \]  \hspace{1cm} (20)

where \( \eta \) is the expected efficiency of the system, generally 0.7~0.8.

The second category is the losses before transformer like the ESR of the inductor and \( R_{DS(on)} \) of the MOSFET. Due to these losses the practical peak current of the switch is lower than the expected. As the inductor current increases, the voltage drops on the ESR and \( R_{DS(on)} \) increases as well. The voltage applied on \( L_1 \) is reduced as time goes during \( t_{ON} \) so that the slope of the switch current decreases more and more, shown in Figure 11.

Using the inductance \( L_1 \) calculated with Equation (20) is expected to make the peak switch current reach to \( I_{PK} \) during \( t_{ON} \), as plotted in dotted line in Figure 11. The peak switch current \( I_{PK} \) is obtained from Equation (19), which allows the specified load current to be supplied during \( t_{OFF} \). Due to the ESR and \( R_{DS(on)} \), however, the slope of the inductor current decreases as the inductor current increases so that the real peak current of the inductor is lower than \( I_{PK} \) originally targeted, as depicted in a blue solid curve in Figure 11. The real trajectory of the inductor current with ESR, \( r_1 \) and \( R_{DS(on)} \) can be expressed as follows:

\[ i_L(t) = \frac{V_{IN}}{r_1 + R_{DS(on)}} \left( 1 - e^{-\frac{r_1 + R_{DS(on)}}{l_1}} \right) \]  \hspace{1cm} (21)

To make the red solid curve in Figure 11 to get required \( I_{PK} \) at \( t = t_{ON} \), the following equation is obtained.

\[ I_{PK} = \frac{V_{IN}}{r_1 + R_{DS(on)}} \left( 1 - e^{-\frac{r_1 + R_{DS(on)}}{l_1}t_{ON}} \right) \]  \hspace{1cm} (22)

Therefore, the inductance is calculated to guarantee the required \( I_{PK} \) as follows:

\[ L = \frac{(r_1 + R_{DS(on)}) \cdot t_{ON}}{\ln \left( \frac{1}{1 - \frac{I_{PK}(r_1 + R_{DS(on)})}{V_{IN}}} \right)} \]  \hspace{1cm} (23)

To conclude, if all loss terms are taken into account, calculate the required \( I_{PK} \) using Equation (19) first, then calculate the inductance \( L_1 \) using Equation (23). On the other hand, it is enough to use Equations (17) and (18) when all losses are negligible.

(Design Example) Assuming the expected efficiency is 80%, the required peak current of the main switch is obtained as follows:

\[ I_{PK} = \frac{2I_{OUT}(1 + \frac{n}{\eta})}{1 - d} = \frac{2 \cdot 25m(1 + \frac{4}{0.8})}{1 - 0.79} = 1.52 \text{[A]} \]

According to the datasheet of the FAN8831, the \( R_{DS(on)} \) of the MOSFET is 600 mΩ. Assuming the ESR of the inductor \( r_1 \) is 300 mΩ, the inductance is calculated as follows:

Figure 10. Current Waveform of the Coupled Inductor

Therefore, the diode peak current is expressed as follows:

\[ I_{D,PK} = \frac{2I_{OUT}}{1 - d} \]  \hspace{1cm} (16)

Figure 11. Current Waveform of the Coupled Inductor Considering ESR and \( R_{DS(on)} \)
\[ L_1 = -\frac{(r_i + R_{DS(on)}) \cdot I_{ON}}{\ln(1 - \frac{I_{PK}(r_i + R_{DS(on)})}{V_{IN}})} \]
\[ = -\frac{(0.3 + 0.6) \cdot 0.79}{350} \cdot \frac{1}{3} = 3.34 \text{ [\mu H]} \]

Let's select 3.3 \text{ \mu H}. Therefore, \( L_2 \) is obtained as follows:
\[ L_2 = n^2 L_2 = 4^2 \cdot 3.3 = 52.8 \text{ [\mu H]} \]

**[STEP-3] Voltage and Current Stresses on the Main Switch and the Diode**

As mentioned in STEP-1, the voltage stress on the main switch equals to \( V_{LX} \). \( V_{LX} \) voltage obtained from Equation (11), as can be seen in Figure 12.

![Figure 12. Inductor Current and Main Switch's Drain Voltage](image)

The current stress on the main switch is the rms (root-mean-square) value of the dark area in Figure 12 as follows:
\[ I_{V_{LX}} = \frac{(r_i + R_{DS(on)}) \cdot I_{ON}}{\ln(1 - \frac{I_{PK}(r_i + R_{DS(on)})}{V_{IN}})} \]

Compared to the conventional boost converter, the voltage stress is reduced approximately by \( 1+n \) and the current stress is increased by \( 1+n \), which is a kind of trade-off.

The voltage and current stresses on the diode are obtained simply as follows:
\[ V_{D,PK} = V_o + nV_{BAT} \]
\[ I_{D,ave} = \frac{I_{OUT}}{2} \]

**[STEP-4] Determine Output Capacitance**

The value of the output capacitor can be selected based on the output voltage ripple requirements. Without consideration of the effective series resistance (ESR) of the electrolytic capacitors as output capacitors, the output voltage ripple in a peak-to-peak manner is obtained as follows:
\[ V_{\text{ripple,pp}} = \left( \frac{2d + (1-d)^2}{2} \right) \cdot I_{OUT} \cdot T_S \]

where \( V_{\text{ripple,pp}} \) is the output voltage ripple in peak-to-peak manner. Therefore, the output capacitance can be selected with the given output voltages ripple specification as follows:
\[ C_o \geq \frac{\left( \frac{2d + (1-d)^2}{2} \right) \cdot I_{OUT} \cdot T_S}{2V_{\text{ripple,pp}}} \]

On the other hand, it needs to check the required ESR, depending on the output voltage ripple specification, as calculated in Equation (29).
\[ ESR \leq \frac{V_{\text{ripple,pp}}}{2I_{\text{OUT}}} \]

After finding an appropriate capacitor with the calculated ESR; compare its capacitance with the result from Equation (27) and select larger one.

**[Design Example]** If the output voltage ripple is required to be less than 5% of the rated value, i.e. 3 V, then the output capacitance should be greater than:
\[ C_o \geq \frac{\left( \frac{2d + (1-d)^2}{2} \right) \cdot I_{\text{OUT}} \cdot T_S}{2V_{\text{ripple,pp}}} \]
\[ = \frac{\left( 2 \cdot 0.79 + (1-0.79)^2 \right) \cdot 25}{2 \times 3} \cdot \frac{350}{\text{mF}} = 18.7 \text{ [nF]} \]

Meanwhile, the ESR of the output capacitor should be less than 13.5 \Omega.
The electrolytic capacitor cases as a rule of thumb, the required capacitance is about 3.6 µF. Therefore, 3.6 µF is selected (at least). To get an optimal capacitance value, refer to the electrolytic capacitor datasheet that provides the allowable rms current.

On the other hand, if a ceramic capacitor is used as the output capacitor due to the limited space, it is no need to take its ESR into account. Since the ZCD pin can be connected to the drain pin of the main switch and the ZCD pin is clamped to 1.83 V typically. To limit the current in the clamping circuit, a resistor should be selected to limit between 3.5 V and 0.12 V, typically. To limit the current in the clamping circuit, a resistor should be connected between the drain pin of the main switch and the ZCD pin. The resistor limits the negative current when the ZCD pin is clamped to 3.5 V (V_{CLAMPH}) with the maximum drain voltage. It limits the positive current also when the ZCD pin is clamped to 0.12 V (V_{CLAMPL}) with the minimum drain voltage in resonant manner.

**STEP-5 ZCD Circuit Design**

The Zero Current Detect (ZCD) pin of FAN8831 is to detect the instant when the boost inductor current runs dry for Zero Voltage Switching (ZVS) operation of the main switch. Once the boost inductor current becomes zero, the output capacitor of the main MOSFET (C_{OSS}) and the magnetizing inductor of the coupled inductor (L_{x}) resonate together, and the drain voltage of the main switch decreases, as shown in Figure 13.

Since the ZCD pin can be connected to the drain pin of the main switch due to its low voltage stress, FAN8831 can notice when the drain voltage reaches its minimum value directly. The threshold voltage to detect the drain voltage inside the ZCD pin is 1.83 V typically. Therefore, the next switching begins after the drain voltage of the main switch reaches 1.83 V. It also has 200 ns maximum delay time to the next gate turn-on, guaranteeing the almost ZVS operation of the main switch.

The internal clamping circuit allows the voltage on ZCD pin to limit between 3.5 V and 0.12 V, typically. To limit the current in the clamping circuit, a resistor should be connected between the drain pin of the main switch and the ZCD pin. The resistor limits the negative current when the ZCD pin is clamped to 3.5 V (V_{CLAMPH}) with the maximum drain voltage. It limits the positive current also when the ZCD pin is clamped to 0.12 V (V_{CLAMPL}) with the minimum drain voltage in resonant manner.

**(Design Example)** The minimum R_{ZCD} is determined as:

\[
R_{ZCD} \geq \left( \frac{60 + 4 \cdot 3.3}{1 + 4 \cdot 2.3m} - 3.5 \right) \approx 4.84 \text{ [kΩ]}
\]

\[
R_{ZCD} \geq \left( \frac{60 - (2 + 4) \cdot 3.3}{1 + 4 \cdot 2.3m} - 0.12 \right) \approx 3.44 \text{ [kΩ]}
\]

Therefore, R_{ZCD} should be selected as 4.7 kΩ at the ZCD received from V_{LX}, not to exceed the current capability of FAN8831.

On the other hand, if ZCD signal received from anode terminal of the switching diode, R_{ZCD} is determined as:

\[
R_{ZCD} \geq \frac{(V_{DRV} + 0.7) - V_{CLAMPH}}{I_{ZCD}}
\]
**[Current Mode Control]**

The duty cycle of the main switch is produced by comparing a control signal reflecting the system output voltage with an internal sawtooth waveform in voltage-mode control, while the inductor current or main switch current is sensed and directly compared to the control signal in current-mode control.

Current-mode control has two feedback loops: the output voltage is compared to a reference voltage and its error signal is applied to the input of a compensator in outer loop. The output of the compensator is compared to the current of the main switch and produces an appropriate duty cycle of the main switch in inner loop. There are usually three types of current-mode control methods: peak, average, and hysteresis current-mode control.

One of the advantages of current-mode control is a good line regulation. The change of the input line voltage is reflected to the slope of the main switch directly so the duty cycle of the main switch is changed directly as well.

Moreover, when operating in CRM or DCM, since there are no sub-harmonic oscillation problem in duty ratio D>0.5 and a simple single-pole transfer function without the right half-plane zero, it is easier to control the converter system.

**[Feedback Loop Compensation Design]**

The compensation network to stabilize the system could be either Type-I configuration (a simple integrator) or Type-II (an integrator with additional pole-zero pair). The type of the compensation circuit is selected according to the gain and the phase of the transfer function of the power plant at the crossover frequency.

Figure 14 shows the internal block diagram and the vicinity of the FAN8831 with Type-II compensator for regulating the output voltage of a coupled-inductor boost converter.

\[
\hat{i}_c(s) = \frac{-1}{V_o(s)} \frac{R_{FB2}}{R_{FB1} + R_{FB2}} \cdot g_m \cdot Z_{comp}(s)
\]

where:

\[
Z_{comp}(s) = \frac{1}{sC_z} \left( 1 + \frac{sR_zC_z}{1 + sR_zC_p} \right)
\]

\[
R_z = \frac{\text{Internal sensing resistor}}{V_{RAMP-OP}} = I_{OC}
\]

FAN8831 uses internal SenseFET so that the sensing resistor R_z is calculated as Equation (35). When an external MOSFET and a sensing resistor are used, the value of the sensing resistor should be applied.

When the coupled-inductor boost converter is operating in CRM, the simplified small-signal model is obtained by letting the input inductor zero, as depicted in Figure 15.

**Figure 15. Small-Signal Model for CRM Coupled-Inductor Boost Converter**

The control-to-output transfer function G_o(s), ignoring the effective-series-resistor ESR of the output capacitor, is:

\[
G_o(s) = \frac{\hat{v}_o(s)}{\hat{i}_c(s)} = f_2 \left( \frac{r_c R_o}{s C_o} \right) = \frac{G_{oa}}{1 + \frac{s}{\omega_p}}
\]

where:

\[
f_2 = \frac{1}{2} \frac{1}{G + n}, \quad r_c = R_o \left( \frac{G + n}{G} \right)
\]

\[
G_{oa} = \frac{R_o}{2} \left[ \frac{1}{2G + n} \right], \quad \omega_p = \frac{1}{R_o C_o} \left( \frac{2G + n}{G} \right),
\]

\[
G = \frac{V_o}{V_{IN}}, \quad n = \frac{N_2}{N_1}, \quad \text{and} \quad R_o = \frac{V_o}{I_{OUT}}
\]

The procedure to design the feedback loop is as follows:

1. Obtain the control-to-output transfer function of the power stage using Equation (36). It is one-pole system whose pole frequency is \(\omega_p\) with the DC gain of \(G_{cd}\).

2. Determine the crossover frequency (\(f_c\)) around more than 10 times the pole frequency. Since the closed loop gain has -40 dB/dec slope and -180° of phase shift at the crossover frequency, as shown in Figure 16, it is required to place a zero of the compensation network (\(f_z\)) around the crossover frequency in order

\[
\text{Equation 34}
\]

\[
\text{Equation 35}
\]

\[
\text{Equation 36}
\]

\[
\text{Equation 37}
\]
to maximize the bandwidth of the closed loop gain function so that 45° of phase margin is obtained.

(3) Place a pole of the compensation network \( f_p \) at least a decade higher than \( f_c \) to ensure that it does not affect the phase margin of the compensated system. It should also be sufficiently lower than the switching frequency of the system so that the switching noise can be attenuated.

The voltage divider network of \( R_{FB1} \) and \( R_{FB2} \) should be designed for the output voltage to meet the internal reference voltage \( V_{REF} (= 1 \text{ V}) \) as follows:

\[
V_O = V_{REF} \left( 1 + \frac{R_{FB1}}{R_{FB2}} \right)
\]

(38)

(Design Example) Find the control-to-output transfer function of the power stage. The parameters in the previous examples are summarized in the table below.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{IN} )</td>
<td>3 V</td>
</tr>
<tr>
<td>( V_O )</td>
<td>60 V</td>
</tr>
<tr>
<td>( I_{OUT} )</td>
<td>25 mA</td>
</tr>
<tr>
<td>( C_O )</td>
<td>0.33 ( \mu \text{F} )</td>
</tr>
<tr>
<td>( N )</td>
<td>4</td>
</tr>
<tr>
<td>( R_S )</td>
<td>1.12 ( \Omega )</td>
</tr>
<tr>
<td>( g_m )</td>
<td>800 ( \mu \text{mho} )</td>
</tr>
<tr>
<td>( f_S )</td>
<td>350 kHz</td>
</tr>
</tbody>
</table>

If \( R_{FB1} \) is 560 \( \Omega \), then \( R_{FB2} \) is:

\[
R_{FB2} = \frac{V_{REF} \times R_{FB1}}{V_O - V_{REF}} = \frac{1 \times 560 \times 10^4}{(60 - 1)} = 9.5 \text{ [\( \Omega \)}}
\]

G, \( R_o \), \( f_2 \), and \( f_z \) are calculated as follows:

\[
G = \frac{V_O}{V_{IN}} = \frac{60}{3} \approx 20,
\]

\[
R_o = \frac{V_O}{I_{OUT}} = \frac{60}{0.025} = 2400 \text{ [\( \Omega \)}
\]

\[
f_2 = \frac{1}{2} \left( \frac{1}{G + n} \right) = \frac{1}{2} \left( \frac{1}{20 + 4} \right) = 0.0208,
\]

\[
r_z = R_o \left( \frac{G + n}{G} \right) = 2400 \left( \frac{20 + 4}{20} \right) \approx 2.88 \text{ [\( \Omega \)}
\]

The DC gain \( G_{DC} \) and frequency of the pole are calculated as follows:

\[
G_{DC} = \frac{R_o}{G \left( 2G + n \right)} = \frac{2400}{2 \left( 2 \times 20 + 4 \right)} \approx 27.3 \text{ [dB]},
\]

\[
f_p = \frac{1}{2\pi R_o C_o} = \frac{1}{2\pi \times 2.4k \times 0.33\mu} \left( \frac{2 \times 20 + 4}{20 + 4} \right) \approx 55.3 \text{ [Hz]}
\]

Next, design the compensation network. Place the crossover frequency of the compensated system at 800 Hz, about more than 10 times the pole frequency of the coupled-inductor boost converter. The gain of the uncompensated power stage at 800 Hz is calculated as follows:

\[
G_{DC, \text{ uncomp}} = 28.71 - 20 \times (\log 800) - \log(55.3)) = 5.5 \text{ [dB]}
\]

Since the DC gain of the compensator should be -5.5 dB at 800 Hz, \( R_z \) can be obtained as follows:

\[
R_z = \frac{R_z}{R_{FB2}} = \frac{R_{FB1} + R_{FB2} \times 10^{-5.5}}{800\mu}
\]

\[
= 1.12 \times \frac{569.5k}{9.5} \times 10^{-5.5} \approx 44.5 \text{ [\( \Omega \)}
\]

If choose the \( R_z \) is 47 \( \Omega \), \( C_z \) is obtained as follows:

\[
C_z = \frac{1}{2\pi R_z \times f_z} = \frac{1}{2\pi \times 47k \times 800} \approx 4.2 \text{ [\( \mu \text{F} \)}
\]

Let the frequency of the pole of the compensator placed at 8 kHz be a decade higher than the zero. \( C_p \) is obtained as follows:

\[
C_p = \frac{1}{2\pi R_z \times f_z} = \frac{1}{2\pi \times 47k \times 8k} \approx 4.23 \text{ [pF]}
\]

The below shows the result of the compensation network design.
[STEP-7] Input Signal Frequency Setting

The FAN8831 is needed the INPUT pulse signal for the sinusoidal waveform drive of the Piezoelectric actuator as shown in Figure 17. The outputs are stops immediately when the input signal is not applied. Its valid input signal frequency range is from 20 Hz to 1000 Hz.

The frequency of sine wave can be determined using Equation (39) as follows:

\[ f_{\text{PIEZO}} = \frac{f_{\text{INPUT}}}{2} \]  

(39)

A test point connected to INPUT of the SIGNAL connector is located next to TP11. The internal sine reference signal is generate by 6-bit DACs were used which were frequency controlled by external pulse input signal (INPUT).

![Figure 17. (a) Timing Chart, (b) Schematic of using External PWM Input](image)

(Design Example) Assumed frequency of Piezoelectric driving voltage is 100 Hz when used the external pulse input, the required frequency of the input signal is obtained as follows:

\[ f_{\text{INPUT}} = 2 \times f_{\text{PIEZO}} = 2 \times 100 = 200[\text{Hz}] \]

If when using the timer IC like as LM555, The frequency of oscillation can be determined using equation as follows:

\[ f_{\text{INPUT}} = \frac{1}{(1.4 \times R17 \times C12)} \]

If choose the timing capacitor C12 is 100 nF, the timing resistor R17 is obtained as follows;

\[ R17 = \frac{1}{(1.4 \times 200 \times 100\text{nF})} \approx 35.7[\text{kHz}] \]

Where R17= R20 + R21

[STEP-8] Programmable OCP Trip Level Setting

The peak current level (I_{OVP}) of boost switch is programmed via external resistor (R8) and the maximum value is limited typically 1.8 A. The programmed current limit should be less than the rated saturation limit of the inductor selected by the user to avoid damage to both the inductor and the FAN8831. The peak current limit level is according to the R_{OCP} (R8) values as show the Figure 18.

![Figure 18. Characteristic Graph of I_{OCP} vs. R_{OCP}](image)

[STEP-9] Over-Voltage Protection Setting

The FAN8831 features unique V_{DRV} monitoring to maximize safety when the feedback voltage is higher than the specified threshold voltages as shown in Figure 18. The OVP comparator shuts down the output drive block when the voltage of FB pin is higher than 1.1 V and there is 0.1 V for hysteresis. If output voltage exceeds its rated output, the output capacitor (C3 and C4) may be damaged. To prevent this, an additional OVP pin is assigned to double-check output voltage when FB pin is shorted ground or open conditions. The additional OVP is called “second” OVP, while FB pin OVP is called “first” OVP. The second OVP level (V_{OVP}) is programmed via three external resistors as shown in Figure 19. If the second OVP function is not used, the OVP pin must be connected to the FB pin or to the ground.

![Figure 19. Boost Converter Over Voltage Setting](image)

(Design Example) Choose the over-voltage trip level is 70 V. If R12 is 560 kΩ, then R13+R14 is:

\[ R13+R14 = \frac{V_{\text{OVP}_{-\text{OV}}}}{V_{\text{OVP}_{-\text{OV}}}} 	imes R12 = \frac{1.15 \times 560 \times 10^4}{(70-1.15)} = 9.35[\text{kΩ}] \]
**[STEP-10] PWM Switching Frequency Setting**

The frequency of sine PWM modulator can be controlled by RT (R11) values and the switching frequency is according to the RT (R11) values as shown in Figure 20.

![figure 20](image_url)

**Figure 20. Characteristic Graph of PWM Frequency vs. RT Values**

**[STEP-11] Sine Wave Amplitude Setting**

The amplitude of sine wave can be controlled by R\textsubscript{ADJ} (R9) values and the sine wave amplitude is according to the R\textsubscript{ADJ} (R9) values as shown in Figure 21.

![figure 21](image_url)

**Figure 21. Characteristic Graph of Sine Amplitude vs. R\textsubscript{ADJ} and V\textsubscript{ADJ}**

### Experimental Verification

To show the validity of the design procedure presented in this application note, a prototype of the design example was implemented and tested. All the circuit components are used as designed in the design example.

### Startup Characteristics

Measure the startup time interval between Enable and stable output at output peak to peak voltage 60 V with capacitive load as shown in Figure 22. Sine wave comes from 3\textsuperscript{rd} rising edge of input pulse signal after when step-up DC-DC converter output voltage reaches the specified target level.

![figure 22](image_url)

**Figure 22. Operation Waveforms during Startup Green(V\textsubscript{PIEZO}), Red (V\textsubscript{DRV}), Yellow (INPUT), Blue (ENABLE)**

### INPUT Signal Characteristics

Measure the operating waveforms when frequency change of input pulse as shown in Figure 23.

![figure 23](image_url)

**Figure 23. Operation Waveforms when the INPUT Signal Frequency Change**

(a) \( f_{\text{INPUT}} = 200 \text{ Hz} \rightarrow 20 \text{ Hz} \)

(b) \( f_{\text{INPUT}} = 20 \text{ Hz} \rightarrow 200 \text{ Hz} \)

The FAN8831 feature have frequency of output voltage does not change even if change the duty cycle of the input signal as shown in Figure 24.

Measure the operating waveforms when duty cycle changes of the input signal as shown in Figure 24.
Figure 24. Operation Waveforms when the INPUT Signal Frequency Change

Consideration of Output Filter

The class-D amplifier outputs are driven by heavy-duty in an H-bridge configuration. The result is a square-wave output signal with a duty cycle that is proportional to the amplitude of the internal sine reference signal. The output may be directly applied to the piezoelectric load. So, EMI is a consideration when used the class-D amplifier because of the piezoelectric is capacitive load. The main goal of the output filter is attenuation of the high frequency switching noise of the class-D amplifier while preserving the signals in the sine wave driving as shown in Figure 25.

The switching frequency \( f_S \) of the class-D amplifier can influence the choice of the filter order — the higher the \( f_S \), the lower the order required to achieve a given attenuation within a specified pass band. This would seem to dictate the use of the highest switching frequency possible. The tradeoff is that increasing \( f_S \) increases the switching losses and the EMI, and decreases the efficiency of the amplifier.

The piezoelectric driving frequency is limited by the RC low-pass filter configuration of the load as follows:

\[
f_{\text{Piezo,Max}} = \frac{1}{2\pi R C_{\text{Piezo}}}
\]

where, \( R \) is \( R8+R10 \)
\( C_{\text{Piezo}} \) is equivalent capacitance of Piezoelectric.
\( f_{\text{Piezo,Max}} = 500 \text{ Hz in FAN8831} \)

Peak output current from the Class-D Amplifier should therefore be limited to the maximum Piezo driving frequency:

\[
I_{\text{Peak,Driver}} = \frac{V_{\text{DRVPEAK}}}{\sqrt{R^2 + X C^2}}
\]

where, \( X C \) is:

\[
X C = \frac{1}{2\pi f_{\text{Piezo,Max}} C_{\text{Piezo}}}
\]

The output filter capacitors and resistors form a low-pass filter with the corner frequency, \( f_{\text{C, Filter}} \), determined in equation (44).

\[
f_{\text{C, Filter}} = \frac{1}{2\pi R F C_F}
\]

where, \( R_F = R15=R16 \)

The filter capacitors should be ceramic capacitors with X7R characteristics for stability over voltage and temperature.

The corner frequency of output filter, \( f_{\text{C, Filter}} \), should be choose between larger than at least 10 times of sine wave frequency and less than 1/10 of PWM switching frequency in equation (46).

\[
10 f_{\text{SINE}} \leq f_{\text{C, Filter}} \leq \frac{f_S}{10}
\]

Measure the voltage waveforms of piezoelectric actuator when not using an output filter capacitor (CF1 and CF2) or using an output filter capacitor to reduce the switching noise as shown in Figure 26.
Application Circuit Diagram and BOM List

Typical Application Circuit

![Typical Application Circuit for Piezoelectric Driving](image)

Figure 27. Typical Application Circuit for Piezoelectric Driving

List of Test Point

Table 1 shows the list of test point on evaluation board.

<table>
<thead>
<tr>
<th>TP</th>
<th>Reference</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TP1</td>
<td>VDD</td>
<td>Power supply of step-up DC-DC converter.</td>
</tr>
<tr>
<td>TP2</td>
<td>VDRV</td>
<td>Power supply of full-bridge driver, (TP15, TP16)</td>
</tr>
<tr>
<td>TP3</td>
<td>FB</td>
<td>Step-up DC-DC converter output voltage feedback input.</td>
</tr>
<tr>
<td>TP4</td>
<td>LX</td>
<td>Switch node. This pin is connected to the inductor.</td>
</tr>
<tr>
<td>TP5</td>
<td>ZCD</td>
<td>Input of the zero current detection</td>
</tr>
<tr>
<td>TP6</td>
<td>COMP</td>
<td>Compensation network. Connected to the output of the voltage error amplifier.</td>
</tr>
<tr>
<td>TP7</td>
<td>EN</td>
<td>Enable pin to turn on and off the step-up DC-DC converter, (TP10)</td>
</tr>
<tr>
<td>TP8</td>
<td>OCP</td>
<td>Sets Step-up DC-DC converter current limit</td>
</tr>
<tr>
<td>TP9</td>
<td>FO</td>
<td>Fault output. An open drain fault-out (FO) signal indicates if an over-voltage of dc-dc converter or thermal-shutdown has occurred.</td>
</tr>
<tr>
<td>TP10</td>
<td>INPUT</td>
<td>PWM input signal for internal sine wave generation</td>
</tr>
<tr>
<td>TP11</td>
<td>ADJ</td>
<td>Output voltage adjust control pin. Connect to internal current source to change output voltage using an external resistor.</td>
</tr>
<tr>
<td>TP13</td>
<td>OVP</td>
<td>Voltage sense input of Step-up DC-DC converter for Over-Voltage Protection</td>
</tr>
<tr>
<td>TP14</td>
<td>OUT1</td>
<td>Output 1 for full-bridge driver</td>
</tr>
<tr>
<td>TP15</td>
<td>OUT2</td>
<td>Output 2 for full-bridge driver</td>
</tr>
</tbody>
</table>
### Bill of Materials

<table>
<thead>
<tr>
<th>Item No.</th>
<th>Part Reference</th>
<th>Part Number</th>
<th>Qty.</th>
<th>Description</th>
<th>Manufacturer</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>U1</td>
<td>FAN8831</td>
<td>1</td>
<td>Controller</td>
<td>Fairchild</td>
</tr>
<tr>
<td>2</td>
<td>U2</td>
<td>LMC555</td>
<td>1</td>
<td>Timer IC</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>D2</td>
<td>ES1B</td>
<td>1</td>
<td>1 A/100 V Diode</td>
<td>Fairchild</td>
</tr>
<tr>
<td>4</td>
<td>D3</td>
<td>HSML-C197</td>
<td>1</td>
<td>LED</td>
<td>DIALIGHT</td>
</tr>
<tr>
<td>5</td>
<td>T1</td>
<td>NA-5880AE</td>
<td>1</td>
<td>3.3 µH Coupled-Inductor</td>
<td>Coil Craft</td>
</tr>
<tr>
<td>6</td>
<td>R1, R12</td>
<td>MCR01YRTF5603</td>
<td>2</td>
<td>560 kΩ /±1% Chip Resistor</td>
<td>Rohm or Equivalent</td>
</tr>
<tr>
<td>7</td>
<td>R2</td>
<td>MCR01YRTF2002</td>
<td>1</td>
<td>20 kΩ /±1% Chip Resistor</td>
<td>Rohm or Equivalent</td>
</tr>
<tr>
<td>8</td>
<td>R3</td>
<td>MCR01YRTF4702</td>
<td>1</td>
<td>47 kΩ /±1% Chip Resistor</td>
<td>Rohm or Equivalent</td>
</tr>
<tr>
<td>9</td>
<td>R4</td>
<td>MCR01YRTF8201</td>
<td>1</td>
<td>8.2 kΩ /±1% Chip Resistor</td>
<td>Rohm or Equivalent</td>
</tr>
<tr>
<td>10</td>
<td>R5</td>
<td>MCR01YRTF5102</td>
<td>1</td>
<td>51 kΩ /±1% Chip Resistor</td>
<td>Rohm or Equivalent</td>
</tr>
<tr>
<td>11</td>
<td>R6</td>
<td>MCR01YRTF3001</td>
<td>1</td>
<td>3 kΩ /±1% Chip Resistor</td>
<td>Rohm or Equivalent</td>
</tr>
<tr>
<td>12</td>
<td>R7</td>
<td>MCR01YRTF4300</td>
<td>1</td>
<td>430 Ω /±1% Chip Resistor</td>
<td>Rohm or Equivalent</td>
</tr>
<tr>
<td>13</td>
<td>R8</td>
<td>MCR01YRTF1202</td>
<td>1</td>
<td>12 kΩ /±1% Chip Resistor</td>
<td>Rohm or Equivalent</td>
</tr>
<tr>
<td>14</td>
<td>R9, R11, R18</td>
<td>MCR01YRTF1003</td>
<td>3</td>
<td>100 kΩ /±1% Chip Resistor</td>
<td>Rohm or Equivalent</td>
</tr>
<tr>
<td>15</td>
<td>R10, R14, R19</td>
<td>MCR01YRTF000</td>
<td>3</td>
<td>0 Ω /±1% Chip Resistor</td>
<td>Rohm or Equivalent</td>
</tr>
<tr>
<td>16</td>
<td>R15, R16</td>
<td>MCR18YRTF5101</td>
<td>2</td>
<td>5.1 kΩ /±1% Chip Resistor</td>
<td>Rohm or Equivalent</td>
</tr>
<tr>
<td>17</td>
<td>R13</td>
<td>MCR01YRTF8201</td>
<td>1</td>
<td>9.31 kΩ /±1% Chip Resistor</td>
<td>Rohm or Equivalent</td>
</tr>
<tr>
<td>18</td>
<td>R17</td>
<td>3296X-1-104</td>
<td>1</td>
<td>Variable Resistor</td>
<td>Boarns</td>
</tr>
<tr>
<td>19</td>
<td>R20, R21, R22,</td>
<td>OPEN</td>
<td>4</td>
<td>OPEN</td>
<td>OPEN</td>
</tr>
<tr>
<td></td>
<td>R23</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>C1</td>
<td>C2012X5R0J226K125AB</td>
<td>1</td>
<td>6.3 V/22 μF Chip Capacitor</td>
<td>TDK or Equivalent</td>
</tr>
<tr>
<td>21</td>
<td>C3</td>
<td>C3225J82A225K230AB</td>
<td>1</td>
<td>100 V/2.2 μF Chip Capacitor</td>
<td>TDK or Equivalent</td>
</tr>
<tr>
<td>22</td>
<td>C5</td>
<td>CGJ4C2C0G1H151J060AA</td>
<td>1</td>
<td>50 V/150 pF Chip Capacitor</td>
<td>TDK or Equivalent</td>
</tr>
<tr>
<td>23</td>
<td>C6</td>
<td>CGJ4C2C0G1H181J060AA</td>
<td>1</td>
<td>50 V/390 pF Chip Capacitor</td>
<td>TDK or Equivalent</td>
</tr>
<tr>
<td>24</td>
<td>C7</td>
<td>C2012C0G1H222J060AA</td>
<td>1</td>
<td>50 V/3.9 nF Chip Capacitor</td>
<td>TDK or Equivalent</td>
</tr>
<tr>
<td>25</td>
<td>C8</td>
<td>C2012C0G1H222J060AA</td>
<td>1</td>
<td>50 V/2.2 nF Chip Capacitor</td>
<td>TDK or Equivalent</td>
</tr>
<tr>
<td>26</td>
<td>C9</td>
<td>C2012C0G1H102J060AA</td>
<td>1</td>
<td>50 V/1 nF Chip Capacitor</td>
<td>TDK or Equivalent</td>
</tr>
<tr>
<td>27</td>
<td>C10</td>
<td>CGJ4C2C0G1H101J060AA</td>
<td>1</td>
<td>50 V/100 pF Chip Capacitor</td>
<td>TDK or Equivalent</td>
</tr>
<tr>
<td>28</td>
<td>C11</td>
<td>C2012JB1C105K085AA</td>
<td>1</td>
<td>16 V/1 μF Chip Capacitor</td>
<td>TDK or Equivalent</td>
</tr>
<tr>
<td>29</td>
<td>C12</td>
<td>CGJ4J2X7R1C104K125AA</td>
<td>1</td>
<td>16 V/100 nF Chip Capacitor</td>
<td>TDK or Equivalent</td>
</tr>
<tr>
<td>30</td>
<td>C2, C4, C13, C14</td>
<td>OPEN</td>
<td>4</td>
<td>OPEN</td>
<td>OPEN</td>
</tr>
<tr>
<td>31</td>
<td>J1, J4</td>
<td>5268-02</td>
<td>2</td>
<td>Connector</td>
<td>Molex</td>
</tr>
<tr>
<td>32</td>
<td>J3</td>
<td>SS1290</td>
<td>1</td>
<td>Switch</td>
<td>Samyoung High Tech</td>
</tr>
</tbody>
</table>
Coupled-Inductor and Winding Specifications

- Turn ratio = \( N_p : N_s = 1 : 4 \)

![Figure 28. Coupled-Inductor Specifications and Construction](image)

**Table 2. Winding Specifications**

<table>
<thead>
<tr>
<th>No.</th>
<th>Winding</th>
<th>Pin (S → F)</th>
<th>Values [( \mu H )]</th>
<th>DCRMAX [( \Omega )]</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>( N_p )</td>
<td>1 → 2</td>
<td>2.64 3.96</td>
<td>0.306</td>
</tr>
<tr>
<td>2</td>
<td>( N_s )</td>
<td>4 → 3</td>
<td>38.8 59.2</td>
<td>2.30</td>
</tr>
<tr>
<td>3</td>
<td>Turn-Ratio</td>
<td>( N_p : N_s )</td>
<td>1:4</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>Leakage Inductance</td>
<td>Values [nH]</td>
<td></td>
<td>Condition</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Typ.</td>
<td>270</td>
<td>356</td>
</tr>
</tbody>
</table>

Measured by 100 KHz, 0.1 \( V_{RMS} \) 0 Adc

Recommended Inductor: CoilCraft NA5880-AE
References


Related Product Information

FAN8831 Product Folder

DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.