To learn more about ON Semiconductor, please visit our website at www.onsemi.com
AN-4160
FTCO3V455A1 3-Phase Inverter Automotive Power Module

Introduction

The FTO3V455A1 three-phase inverter automotive Smart Power Module (SPM®) is a complete three-phase bridge power stage encapsulated in an epoxy molded package. It employs a Direct Bond Copper (DBC) Al₂O₃ ceramic substrate suitable for heat-sink mounting, using an appropriate thermal interface material (thermal grease, graphite, etc.). The package body dimensions are 44 mm (L) x 29 mm (W) x 5 mm (T).

Figure 1. External Package – Top View

The auto SPM® consists of six power MOSFET die arranged in a three-phase bridge configuration with a thermistor, current shunt resistor, and an R-C EMI filter network inside the package.

The module is constructed with the signal terminals on one side of the package and the power terminals on the other. The signal terminals consist of the six gate inputs, two thermistor connections, two current shunt connections, and four Kelvin connections for the phase and battery terminal voltage monitoring. On the opposite side of the module are the battery, ground, and phase power leads.

Module Layout

The auto SPM® internal layout is compact, with the device interconnections made by the etched copper traces on the top side of the DBC. The bottom side of the DBC is electrically isolated from all circuit connections (2500 V rms) and intended for mechanical connection to the heat sink.

Figure 2 shows the position of the MOSFETs, shunt, and NTC included in the module.

General Internal Circuit Description

The module schematic is shown in Figure 3. The six power devices are arranged in a conventional bridge configuration, with the low-side switches sharing a common current monitoring shunt. Each of the six gate connections is routed out of the module through the signal terminal.

Individual gate signals must be driven by a current amplifier capable of supplying sufficient gate turn-on and turn-off charge. The three lower devices can be driven with an amplifier that has a common ground connection, which should be connected to the SHUNT P terminal because the three source connections are common. Since each of the upper devices has a different source connection, each upper gate driver must have a floating common that must be individually referenced to the three-phase sense connection (phase-U sense, phase-V sense and phase-W sense).

Figure 3. Internal Schematic
The thermistor is a Negative Temperature Coefficient (NTC) resistor with a predefined resistance versus temperature profile, as seen in Figure 4.

![Figure 4. NTC Temperature vs. Curve](image)

The auto SPM® has an internal 1 Ω–22 nF R-C snubber circuit, connected across the VBAT and GND terminals, which reduces the high-frequency voltage transients across the DC link terminals for improved EMI performance.

The current-sense shunt resistor is in series with the primary battery (or DC link) path and allows monitoring of the load current. The shunt maintains a precise 500 μΩ resistance value over temperature and current variations. The sensed DC link current can be obtained by the following equation:

$$ k_{\text{Sense}} = \frac{V_{\text{shunt}} - V_{\text{shuntN}}}{500 \, \mu\Omega} \quad (1) $$

In a typical application, a filtering amplifier is added for signal conditioning for self-protection functions. With appropriate A/D sampling logic and microcontroller computations, the phase currents can be reconstructed from this signal for the purposes of motor control.[1]

**Detailed External Circuit Descriptions**

The following sections describe some of the more important external support circuits needed to properly and fully utilize the features of the power module. These include the gate driver requirements, thermistor interface, DC link filter, and current shunt amplifier.

**Gate Driver Requirements**

To switch each of the MOSFETs into ON state, a charge must be deposited onto the gate. A high-current gate driver IC should be used to drive the gates of the MOSFETs. The current value must be determined based on the desired turn-on and turn-off times. A typical half-bridge gate driver IC contains a pair of logic-controlled current drivers: a ground referenced driver for the lower switch and a floating driver referenced to the bridge midpoint for the upper device.

A gate driver IC, like the FAN7080_GF085, has internal logic to prevent the upper and lower devices from being turned ON at the same time. This lockout period is adjustable by the ratio of a pair of external resistors.[2] In addition, the separate enable pin allows rapid shutdown of the phase leg.

The slew rate at which the power devices turn ON or OFF can be controlled by the choice of the external gate resistor. This rate should be as high as possible to reduce the losses that occur during the switching event. The upper limit of this rate is determined by the voltage over-shoot that appears across the power devices during turn-off and the available output current of the gate driver.

The high side driver is powered from a floating bootstrap capacitor, which is charged during “on” periods of the low side section. Then this capacitor is allowed to float up along with the output phase voltage and its charge then provides a positive gate voltage, higher than the bus voltage, to the upper device.

A typical half-bridge gate driver circuit using the FAN7080_GF085 device is shown in Figure 5. The driver IC is selected based on the peak gate current required to achieve the desired switching speed of the MOSFET. Speed, in turn, is governed by the equivalent circuit parameters of the MOSFET and the selected external components, such as the gate resistor. Design tradeoffs are associated with the use of a gate driver IC given the MOSFET’s characteristics, switching frequency and time, overall system losses, and driver IC support components.

![Figure 5. Gate Driver Circuit](image)

Very thorough descriptions of MOSFET gate drive requirements can be found in numerous sources.[3]

**External Gate Resistors**

The total gate resistance (consisting of driver amplifier output resistance, external gate resistance, and the MOSFET internal gate resistance) and capacitance determine the rise and fall times of the gate voltage, $V_{\text{GS}}(t)$. Given maximum driver IC source and sink current ratings and MOSFET datasheet information, the turn-on and turn-off times can be determined. The circuit of Figure 5 shows an H-bridge and driver with separate resistance values for turn-on and turn-off times of the MOSFETs. Minimum values of the external gate resistances are found using Equations 1 and 2 to ensure that the driver IC’s rated drive current is not exceeded:

$$ R_{G(\text{On})} \geq \frac{V_O - V_{\text{GS(th)}}}{I_{\text{Src}}} \quad (2) $$

$$ R_{G(\text{Off})} \geq \frac{V_O - V_{\text{GS(th)}}}{I_{\text{Snk}}} \quad (3) $$
where  is the voltage that sources the gate current; is the gate threshold voltage of the power MOSFET; and  and  are the driver IC rated currents. The total gate resistances are composed of:

\[
R_{G(on)} = R_{Src} + R_{G(ext)} + R_{G(int)}
\]

(4)

\[
R_{G(off)} = R_{Snk} + R_{G(ext)} + R_{G(int)}
\]

(5)

where  is the MOSFET internal gate resistance;  and  are the driver IC output resistances for sourcing and sinking gate current, respectively; and  is an appropriate external gate resistance added by the circuit designer, which may be of a different value for turn-on and turn-off, as shown in Figure 5.

Switching Times and Losses

Other factors governing the selection of external gate resistance relate to the losses in the power device as well as the gate driver IC. The waveforms of Figure 6 illustrate the somewhat idealized switching behavior of the MOSFET. Variation in the gate resistance obtains a variation in switching characteristics and the losses associated with the driver IC. For this discussion, reverse recovery of the body diode is ignored to simplify the calculations.

Detailed circuit analysis and testing are required to determine switching behavior in every application. Linear approximations of the waveforms and equivalent circuit behavior are useful for top-level tradeoffs appropriate for early component selection. It is possible to establish several simple relationships that approximate the switching times and losses in the power MOSFETs and gate drive IC as functions of datasheet parameters, gate resistance, switching frequency, and supply voltage.

Referring to Figure 6, the switching events are divided into several segments. Significant losses are incurred in the MOSFET during  and . During , the gate voltage is rising from the threshold voltage to the Miller plateau voltage, while the drain current is rising to full load value, . The duration of this segment depends on the equivalent circuit components, the average gate current during this time, and the Miller plateau voltage. Of particular interest is the dependency of on :

\[
t_{ri} = \frac{C_{RSS}(V_{GS(Miller)} - V_{GS(th)})}{I_{G(on)}}
\]

(6)

\[
I_{G(on)} = \frac{V_{d} - 0.5 \cdot (V_{GS(Miller)} + V_{GS(th)})}{R_{G(on)}}
\]

(7)

The next turn-on segment is represented by , during which the drain-to-source voltage is falling from battery voltage to . The total duration can be computed as:

\[
t_f = \frac{C_{RSS} \cdot V_{BATT}}{I'_{G(on)}}
\]

(8)

\[
I'_{G(on)} = \frac{V_d - V_{GS(Miller)}}{R_{G(on)}}
\]

(9)

By examination of Figure 6 and representing the product of drain current and drain-to-source voltage as a triangular wave shape, the power dissipated during and can be estimated conservatively as:
where \( t_S \) is the switching period. Similarly, referring to Figure 7, the turn-off power dissipation can be expressed as a function of total gate turn-off resistance \( R_{G(off)} \):

\[
P_{on} = \frac{1}{2} \frac{(t_r + t_f)}{t_S} \cdot V_{BATT} \cdot I_D
\]

(10)

where \( t_r = t_{r1} + t_{r2} \) is the total drain-to-source voltage rise time and \( t_f \) is the drain current fall time, given as:

\[
t_r = \frac{C_{RSS} \cdot (V_{GS(Miller)} - V_{GS(th)})}{I_{G(off)}}
\]

(12)

\[
t_f = \frac{C_{RSS} \cdot V_{BATT}}{I_{G'(off)}}
\]

(13)

\[
I_{G(off)} = \frac{V_O - 0.5 \cdot (V_{GS(Miller)} + V_{GS(th)})}{R_{G(off)}}
\]

\[
I_{G'(off)} = \frac{V_O - V_{GS(Miller)}}{R_{G'(off)}}
\]

(14)

Figure 8 shows the dependency of these losses on the external gate resistance.

**Bypass and Bootstrap Capacitor Selection**

\( C_{BP} \) and \( C_{BS} \), the bypass and bootstrap capacitors, respectively, are shown schematically in Figure 5. These capacitors are selected based on MOSFET gate charge, application conditions, and requirements of the driver IC.

During turn-on of the lower MOSFET, the bypass capacitor supplies the gate drive current and should do so without significant sag of \( V_{CC} \).

\[
\Delta V_{CC} = \frac{1}{C_{BP}} \left( Q_G + I_{QCC} \cdot D_{max} \right)
\]

(15)

The bootstrap capacitor, \( C_{BS} \), supplies current to the \( V_B \) pin of the driver IC and is charged via the bootstrap diode from \( V_{CC} \) when the lower MOSFET is turned ON. In turn, \( V_B \) is the source for several current components in the system, including the leakage current and reverse-recovery charge of the bootstrap diode (\( I_{lk} \) and \( Q_{Dn} \)), the quiescent current into \( V_B \) of the driver IC (\( I_{QBS} \)), the MOSFET gate leakage current (\( I_{GSS} \)), and the MOSFET gate charge (\( Q_G \)).

These components must be supplied by the bootstrap capacitor without a change in voltage that exceeds the requirements of the application. Application requirements may be set by either the minimum desired MOSFET gate voltage or the under-voltage lockout threshold of the driver IC, \( V_{UVLO} \). Voltage ripple can be expressed as:

\[
\Delta V_{BS} = V_{BS} - V_{UVLO}
\]

(16)

\[
\Delta V_{BS} = \frac{1}{C_{BS}} \left( Q_G + Q_{rr} + I_{BS} \cdot t_{on(max)} \right)
\]

where \( t_{on(max)} \) is determined by the maximum duty cycle or maximum on or off times of a switch if the application requires either switch held on or off for multiple switching periods. In Equation 16, \( I_{BS} \) is given by:

\[
I_{BS} = I_{GSS} + I_{QBS} + I_{lk}
\]

(17)

Figure 9 and Figure 10 show a parametric view of the sizing of these two capacitors, taking into account the above-mentioned requirements, for typical 12 V automotive battery applications using the FAN7080_GF085 gate drive IC and the MOSFETs in the FTOC3V455A1 module.
Sample Thermistor Interface Circuit
To measure the module’s temperature, a simple circuit can convert the thermistor resistance into a useful voltage signal.

Sample DC Link Filter Interface Circuit
The input current requirements of the power bridge can be substantial and occur in brief pulses. These high transient current requirements need a closely coupled input filter.

In addition, common-mode voltage disturbances can pass from the module out to the battery leads and create unacceptable EMI levels within the vehicle power distribution system. For this reason, most customers benefit from a common-mode choke network included in the DC link filter, as shown in Figure 13.

Determining Power Rating
Discretely packaged power MOSFET ratings are typically specified as the lower of (1) a package-based limit or (2) a power device die thermal limit. For example, the FDB8441_F085 is listed as a “40 V, 80 A, 2.5mΩ” device in a TO-263 package.[4] The maximum ratings table in the datasheet indicates 80 A continuous drain current below case temperature $T_c = 160°C$ with $V_{gs} = 10$ V and 28 A at an ambient of 25°C (when mounted on a PCB). The 80 A rating is derived from the package current limit, while the high-temperature limit is determined by power dissipation limits. These continuous drain current data are augmented by datasheet figures, reproduced here in Figure 14. The thermal rating is determined by Equation 18:

$$i_{d_{\text{max}}} = \sqrt{\frac{V_f_{\text{max}} - V_a}{R_{\text{on}} + R_{\text{on}} \Delta T_m}}$$

For the FDB8441_F085: with $R_{\text{on}} = 43°C/W$, $R_{\text{DS(ON)}}$ at $175°C = 4.3 \text{ mΩ}$ worst case, and $T_{c_{\text{max}}} = 175°C$; the above equation yields 28 A maximum drain current.

This information is augmented in the datasheet by charts showing the transient single pulse capability of the device.
Determining a power rating for a three-phase MOSFET inverter module under the dynamic conditions of driving an AC motor (e.g., PMAC) or DC motor (e.g., BLDC) is more difficult because of the wide range of operating conditions. Conditions that must be considered include the type of motor, the type of PWM control, the switching frequency, variation of load power factor, worst-case heat sink or module case temperature, thermal interface material and bond line thickness, range of fundamental frequencies (including stalled rotor), variation of DC bus voltage, effectiveness of the DC link filter, transient torque requirements, and operational control flexibility, such as temperature-dependent current or torque fold back.

Most often, thermal considerations determine the rating, rather than current amplitude. The designer must analyze the motor drive system operating conditions to determine the worst-case condition. Frequently, it is low-speed, high-torque operation, perhaps even stalled rotor, where motor phase currents are very high and constant or nearly constant, at a high heat sink steady state temperature. This is often the case for a torque-controlled application, like electric power steering, or a startup condition for speed-controlled applications, such as an oil pump in cold ambient temperature. Such conditions should be considered in addition to maximum continuous power operation and maximum peak transient torque operation.

A detailed analysis or dynamic simulation of the motor drive operation should be carried out to evaluate the losses incurred in the module, including conduction and switching losses. This is to ensure adequate junction temperature margin below \( T_{j,\text{max}} \) of 175°C of the MOSFETs. This can be done using the datasheet electrical parameters given at \( T_{j,\text{max}} \) or by incorporating a dynamic calculation of \( T_j \) from the application conditions and a Foster network representing the thermal impedance function for each MOSFET as shown, for example, in Figure 15.

The recommended approach to such a simulation or analysis is to use the temperature-dependent \( R_{DS(ON)} \) and the dynamic characteristics detailed in the figures of the datasheet to compute the losses in each of the six MOSFET die. This should be done under realistic conditions determined by the gate drive circuitry. Losses can be then used to iteratively determine junction temperature from the Foster network. The worst-case curve in Figure 15 is for MOSFET Q2 and is represented by the 6th-order Foster network in Figure 16.

![Figure 15. Transient Thermal Impedance \( Z_{\theta(j\rightarrow c)} \)](image)

![Figure 16. Foster Network Details for Q2](image)

![Figure 17. Current Profile, Constant Speed, High Torque](image)

In Figure 16, the “ground” potential represents the module case temperature and is assumed to be held constant by the inverter cooling system. If necessary, the model shown can be augmented with additional nodes representing the thermal interface material and the thermal properties of the heat sink and/or motor assembly on which the module is mounted. Contact Fairchild Semiconductor for assistance in preparing a thorough thermal model, if needed.

**Example of Thermal Performance**

As an example of the thermal analysis of specific operating conditions, two conditions are evaluated here by simulation:

- constant speed and load at high torque and high speed,
- stalled rotor condition after reaching steady state at moderate and high load.

For these simulated conditions, the case temperature is assumed fixed at 80°C and modulation index is assumed to be 0.85 with space vector modulation.

Figure 17 – Figure 19 show the phase-current profile, power losses, and junction temperature reached during the high-speed, high-torque condition. Assuming a 4-pole motor, a 45 Hz fundamental frequency equates to 1350 rpm, with a phase current of 150 \( A_{\text{rms}} \).

© 2013 Fairchild Semiconductor Corporation
Rev. 1.0.0 • 11/8/13
www.fairchildsemi.com
Figure 18. Power Losses, Constant Speed, High Torque

Figure 19. TJ, Constant Speed, High Torque

Figure 20. Current Profile, Constant Speed, Moderate Torque Followed by Stall

Figure 21. Power Losses, Constant Speed, Moderate Torque Followed by Stall

Figure 22. Junction Temperature, Constant Speed, High Torque Followed by Stall

Figure 23. Junction Temperature, Constant Speed, High Torque Followed by Stall

Figure 20 – Figure 22 show the same quantities for a constant speed/torque period followed by a stalled rotor condition. This could correspond to a power steering rack reaching its end of travel, for example. Assuming a 4-pole motor, a 22.5 Hz fundamental frequency equates to 675 rpm, with a phase current of 100 Ams until the stall condition occurs at about three seconds.

Figure 22 illustrates that even at moderate current, a stalled rotor condition aggravates the junction temperature, rising from about 115°C peak to over 140°C in a little more than 200 ms. At higher current, this is even more critical, as can be seen in Figure 23, where the same conditions exist, except that the phase current was running at 150 Arms at the time of stall. The peak junction temperature exceeds TJ(MAX) by an unacceptable margin, reaching 260°C rapidly.
References


Appendix — Pin Assignments and Electrical Characteristics

<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Pin Name</th>
<th>Pin Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>TEMP 1</td>
<td>NTC Thermistor Terminal 1</td>
</tr>
<tr>
<td>2</td>
<td>TEMP 2</td>
<td>NTC Thermistor Terminal 2</td>
</tr>
<tr>
<td>3</td>
<td>PHASE W SENSE</td>
<td>Source of HS W and Drain of LS W</td>
</tr>
<tr>
<td>4</td>
<td>GATE HS W</td>
<td>Gate of HS phase W MOSFET</td>
</tr>
<tr>
<td>5</td>
<td>GATE LS W</td>
<td>Gate of LS phase W MOSFET</td>
</tr>
<tr>
<td>6</td>
<td>PHASE V SENSE</td>
<td>Source of HS V and Drain of LS V</td>
</tr>
<tr>
<td>7</td>
<td>GATE HS V</td>
<td>Gate of HS phase V MOSFET</td>
</tr>
<tr>
<td>8</td>
<td>GATE LS V</td>
<td>Gate of LS phase V MOSFET</td>
</tr>
<tr>
<td>9</td>
<td>PHASE U SENSE</td>
<td>Source of HS U and Drain of LS U</td>
</tr>
<tr>
<td>10</td>
<td>GATE HS U</td>
<td>Gate of HS phase U MOSFET</td>
</tr>
<tr>
<td>11</td>
<td>VBAT SENSE</td>
<td>Drain of HS U, V, and W MOSFET</td>
</tr>
<tr>
<td>12</td>
<td>GATE LS U</td>
<td>Gate of LS phase U MOSFET</td>
</tr>
<tr>
<td>13</td>
<td>SHUNT P</td>
<td>Source of LS U, V, W MOSFETS / Shunt +</td>
</tr>
<tr>
<td>14</td>
<td>SHUNT N</td>
<td>Negative shunt terminal (shunt-)</td>
</tr>
<tr>
<td>15</td>
<td>VBAT</td>
<td>Positive battery terminal</td>
</tr>
<tr>
<td>16</td>
<td>GND</td>
<td>Negative battery terminal</td>
</tr>
<tr>
<td>17</td>
<td>PHASE U</td>
<td>Motor phase u</td>
</tr>
<tr>
<td>18</td>
<td>PHASE V</td>
<td>Motor phase v</td>
</tr>
<tr>
<td>19</td>
<td>PHASE W</td>
<td>Motor phase W</td>
</tr>
</tbody>
</table>

Electrical Characteristics (Tj = 25°C, Unless Otherwise Specified)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDS</td>
<td>Drain Breakdown Voltage (inverter MOSFETs)</td>
<td>VDS=40, Id=250μA</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>V</td>
</tr>
<tr>
<td>VGS</td>
<td>Gate to Source Voltage (inverter MOSFETs)</td>
<td>VGS=VDS, Id=250μA, Tj=25°C</td>
<td>2.0</td>
<td>2.6</td>
<td>4.0</td>
<td>V</td>
</tr>
<tr>
<td>VTH</td>
<td>Threshold Voltage (inverter MOSFETs)</td>
<td>VTH=VDS, Id=250μA, Tj=25°C</td>
<td>0.8</td>
<td>1.2</td>
<td>2.6</td>
<td>V</td>
</tr>
<tr>
<td>VDSQ</td>
<td>MOSFET Body Diode Forward Voltage (inverter)</td>
<td>VDSQ=VDS, Id=50A, Tj=25°C</td>
<td>1.1</td>
<td>1.6</td>
<td>3.0</td>
<td>mΩ</td>
</tr>
<tr>
<td>RDS(ON)</td>
<td>Inverter High Side MOSFETs Q1 (See Note3)</td>
<td>VDS=10V, Id=50A, Tj=25°C</td>
<td>-</td>
<td>1.1</td>
<td>1.6</td>
<td>mΩ</td>
</tr>
<tr>
<td>RDS(ON)</td>
<td>Inverter High Side MOSFETs Q2 (See Note3)</td>
<td>VDS=10V, Id=50A, Tj=25°C</td>
<td>-</td>
<td>1.1</td>
<td>1.6</td>
<td>mΩ</td>
</tr>
<tr>
<td>RDS(ON)</td>
<td>Inverter High Side MOSFETs Q3 (See Note3)</td>
<td>VDS=10V, Id=50A, Tj=25°C</td>
<td>-</td>
<td>1.1</td>
<td>1.6</td>
<td>mΩ</td>
</tr>
<tr>
<td>RDS(ON)</td>
<td>Inverter Low Side MOSFETs Q4 (See Note3)</td>
<td>VDS=10V, Id=50A, Tj=25°C</td>
<td>-</td>
<td>1.1</td>
<td>1.6</td>
<td>mΩ</td>
</tr>
<tr>
<td>RDS(ON)</td>
<td>Inverter Low Side MOSFETs Q5 (See Note3)</td>
<td>VDS=10V, Id=50A, Tj=25°C</td>
<td>-</td>
<td>1.1</td>
<td>1.6</td>
<td>mΩ</td>
</tr>
<tr>
<td>RDS(ON)</td>
<td>Inverter Low Side MOSFETs Q6 (See Note3)</td>
<td>VDS=10V, Id=50A, Tj=25°C</td>
<td>-</td>
<td>1.1</td>
<td>1.6</td>
<td>mΩ</td>
</tr>
<tr>
<td>RDS(ON)</td>
<td>Inverter MOSFETs (SHUNT)</td>
<td>VDS=40V, Id=250μA, Tj=25°C</td>
<td>-</td>
<td>1.0</td>
<td>1.0</td>
<td>nA</td>
</tr>
<tr>
<td>IDSS</td>
<td>Inverter MOSFETs Gate to Source Leakage Current</td>
<td>VDS=20V</td>
<td>-</td>
<td>-</td>
<td>100</td>
<td>nA</td>
</tr>
<tr>
<td>VIL</td>
<td>Inverter MOSFETs (N-Channel, N-Channel, N-Channel, N-Channel, N-Channel, N-Channel)</td>
<td>VIL=10V, VIL=20V, VIL=30V, VIL=40V, VIL=50V, VIL=60V</td>
<td>-</td>
<td>1.0</td>
<td>1.0</td>
<td>nA</td>
</tr>
</tbody>
</table>

Note 3: Use MOSFETs do not have source series resistors, thus resulting in higher resistance values. The above are preliminary values and may need to be updated when sufficient electrical characterization and IV test data is available.

DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.