To learn more about ON Semiconductor, please visit our website at www.onsemi.com
Abstract

This paper presents practical design guidelines for off-line flyback converters employing FPS (Fairchild Power Switch). Switched mode power supply (SMPS) design is inherently a time consuming job requiring many trade-offs and iterations with a large number of design variables. The step-by-step design procedure described in this paper helps engineers to design SMPS easily. In order to make the design process more efficient, a software design tool, FPS design assistant that contains all the equations described in this paper is also provided. The design procedure is verified through experimental prototype converter.

1. Introduction

Figure 1 shows the schematic of the basic off-line flyback converter using FPS, which also serves as the reference circuit for the design process described in this paper. Because the MOSFET and PWM controller together with various additional circuits are integrated into a single package, the design of SMPS is much easier than the discrete MOSFET and PWM controller solution. This paper provides a step-by-step design procedure for a FPS based off-line flyback converter, which includes designing the transformer and output filter, selecting the components and closing the feedback loop. The design procedure described herein is general enough to be applied to various applications. The design procedure presented in this paper is also implemented in a software design tool (FPS design assistant) to enable the engineer finish their SMPS design in a short time. In the appendix, a step-by-step design example using the software tool is provided. An experimental flyback converter from the design example has been built and tested to show the validity of the design procedure.
2. Step-by-step Design Procedure

In this section, a design procedure is presented using the schematic of figure 1 as a reference. In general, most FPS devices have the same pin configuration from pin 1 to pin 4, as shown in figure 1. Figure 2 illustrates the design flow chart. The detailed design procedures are as follows:

(1) STEP-1 : Define the system specifications
- Line voltage range \((V_{\text{line min}}, V_{\text{line max}})\).
- Line frequency \((f_L)\).
- Maximum output power \((P_o)\).
- Estimated efficiency \((E_{\text{eff}})\) : It is required to estimate the power conversion efficiency to calculate the maximum input power. If no reference data is available, set \(E_{\text{eff}} = 0.7-0.75\) for low voltage output applications and \(E_{\text{eff}} = 0.8-0.85\) for high voltage output applications.

With the estimated efficiency, the maximum input power is given by

\[
P_{\text{in}} = \frac{P_o}{E_{\text{eff}}} \quad (1)
\]

For multiple output SMPS, the load occupying factor for each output is defined as

\[
K_{L(n)} = \frac{P_{o(n)}}{P_o} \quad (2)
\]

where \(P_{o(n)}\) is the maximum output power for the n-th output. For single output SMPS, \(K_{L(1)}=1\).

(2) STEP-2 : Determine DC link capacitor \((C_{\text{DC}})\) and the DC link voltage range.
It is typical to select the DC link capacitor as 2-3uF per watt of input power for universal input range (85-265Vrms) and 1uF per watt of input power for European input range (195V-265Vrms). With the DC link capacitor chosen, the minimum link voltage is obtained as

\[
V_{DC_{\text{min}}} = \sqrt{2 \left( V_{\text{line min}} \right)^2 - \frac{P_{\text{in}} \cdot (1-D_{\text{ch}})}{C_{\text{DC}} \cdot f_L}} \quad (3)
\]

where \(D_{\text{ch}}\) is the DC link capacitor charging duty ratio defined as shown in figure 3, which is typically about 0.2 and \(P_{\text{in}}, V_{\text{line min}}\) and \(f_L\) are specified in step-1.

The maximum DC link voltage is given as

\[
V_{DC_{\text{max}}} = \sqrt{2} V_{\text{line max}} \quad (4)
\]

where \(V_{\text{line max}}\) is specified in step-1.

Figure 2. Flow chart of design procedure
A Flyback converter has two kinds of operation modes: continuous conduction mode (CCM) and discontinuous conduction mode (DCM). CCM and DCM have their own advantages and disadvantages, respectively. In general, DCM provides better switching conditions for the rectifier diodes, since the diodes are operating at zero current just before becoming reverse biased. The transformer size can be reduced using DCM because the average energy storage is low compared to CCM. However, DCM inherently causes high RMS current, which increases the conduction loss of the MOSFET and the current stress on the output capacitors. Therefore DCM is usually recommended for high voltage and low current output applications. Meanwhile, CCM is preferred for low voltage and high current output applications.

In the case of a CCM flyback converter, the design process is straightforward since the input-to-output voltage gain depends only on the duty cycle. Meanwhile, the input-to-output voltage gain of a DCM flyback converter depends not only on the duty cycle but also on the load condition, which causes the circuit design to be somewhat complicated. However, it is generally accepted that a DCM flyback converter is designed to operate at the boundary of DCM and CCM with minimum input voltage and maximum load as shown in Fig. 4. This minimizes MOSFET conduction losses. Therefore, under these circumstances, we can use the same voltage gain equation as the CCM flyback converter with maximum load and minimum input voltage.

When the MOSFET in the FPS is turned off, the input voltage ($V_{DC}$) together with the output voltage reflected to the primary ($V_{RO}$) are imposed on the MOSFET as shown in figure 5. After determining $D_{\text{max}}$, $V_{RO}$ and the maximum nominal MOSFET voltage ($V_{ds}^{\text{nom}}$) are obtained as

$$V_{RO} = \frac{D_{\text{max}}}{1 - D_{\text{max}}} \cdot V_{DC}^{\text{min}} \quad (5)$$

$$V_{ds}^{\text{nom}} = V_{DC}^{\text{max}} + V_{RO} \quad (6)$$

where $V_{DC}^{\text{min}}$ and $V_{DC}^{\text{max}}$ are specified in equations (3) and (4) respectively. As can be seen in equation (5) and (6), the voltage stress on MOSFET can be reduced, by decreasing $D_{\text{max}}$. However, this increases the voltage stresses on the rectifier diodes in the secondary side. Therefore, it is desirable to set $D_{\text{max}}$ as large as possible if there is enough margin in the MOSFET voltage rating. The maximum duty ratio

$D_{\text{ch}} = \frac{T_1}{T_2} = 0.2$

$D_{\text{ch}} = \frac{T_1}{T_2}$

Figure 3. DC Link Voltage Waveform

Figure 4. Current waveforms of DCM flyback converter

Figure 5. The output voltage reflected to the primary

©2002 Fairchild Semiconductor Corporation
(\(D_{\text{max}}\)) should be determined so that \(V_{\text{ds,\,nom}}\) would be 65~70% of the MOSFET voltage rating considering the voltage spike caused by the leakage inductance. In the case of 650V rated MOSFET, it is typical to set \(D_{\text{max}}\) to be 0.45~0.5 for an universal input range application. Because the current mode controlled flyback converter operating in CCM causes sub-harmonic oscillation with duty ratio larger than 0.5, set \(D_{\text{max}}\) to be smaller than 0.5 for CCM.

**4) STEP-4 : Determine the transformer primary side inductance (\(L_{m}\)).**

The operation changes between CCM and DCM as the load condition and input voltage vary. For both operation modes, the worst case in designing the inductance of the transformer primary side (\(L_{m}\)) is full load and minimum input voltage condition. Therefore, \(L_{m}\) is obtained in this condition as

\[
L_{m} = \frac{\left(\frac{V_{\text{DC,\,min}}}{2} \cdot D_{\text{max}}\right)^{2}}{P_{\text{in}} f_{s} K_{RF}} \quad \text{(7)}
\]

where \(V_{\text{DC,\,min}}\) is specified in equation (3), \(D_{\text{max}}\) is specified in step-3, \(P_{\text{in}}\) is specified in step-1, \(f_{s}\) is the switching frequency of the FPS device and \(K_{RF}\) is the ripple factor in full load and minimum input voltage condition, defined as shown in figure 6. For DCM operation, \(K_{RF} = 1\) and for CCM operation \(K_{RF} < 1\). The ripple factor is closely related with the transformer size and the RMS value of the MOSFET current. Even though the conduction loss in the MOSFET can be reduced through reducing the ripple factor, too small a ripple factor forces an increase in transformer size. When designing the flyback converter to operate in CCM, it is reasonable to set \(K_{RF} = 0.4-0.5\) for the universal input range and \(K_{RF} = 0.4-0.8\) for the European input range.

Once \(L_{m}\) is determined, the maximum peak current and RMS current of the MOSFET in normal operation are obtained as

\[
I_{\text{ds,\,peak}} = I_{\text{EDC}} + \frac{\Delta I}{2} \quad \text{(8)}
\]

\[
I_{\text{ds,\,rms}} = \sqrt{3 \left(I_{\text{EDC}}\right)^{2} + \left(\frac{\Delta I}{2}\right)^{2} \cdot \frac{D_{\text{max}}}{3}} \quad \text{(9)}
\]

where \(I_{\text{EDC}} = \frac{P_{\text{in}}}{V_{\text{DC,\,min}} \cdot D_{\text{max}}} \quad \text{(10)}\)

and

\[
\Delta I = \frac{V_{\text{DC,\,min}}}{L_{m} f_{s}} D_{\text{max}} \quad \text{(11)}
\]

where \(P_{\text{in}}, V_{\text{DC,\,min}}\) and \(L_{m}\) are specified in equations (1), (3), and (7) respectively, \(D_{\text{max}}\) is specified in step-3 and \(f_{s}\) is the FPS switching frequency.

The flyback converter designed for CCM at the minimum input voltage and full load condition may enter into DCM as the input voltage increases. The maximum input voltage guaranteeing CCM in the full load condition is obtained as

\[
V_{\text{DC,\,CCM}} = \left(\frac{1}{2 L_{m} f_{s} P_{\text{in}}} - \frac{1}{V_{\text{RO}}}\right)^{\frac{1}{2}} \quad \text{(12)}
\]

where \(P_{\text{in}}, V_{\text{RO}}\) and \(L_{m}\) are specified in equations (1), (5) and (7), respectively, and \(f_{s}\) is the FPS switching frequency. If the result of equation (12) has a negative value, the converter is always in CCM under the full load condition regardless of the input voltage variation.

**Figure 6. MOSFET Drain Current and Ripple Factor (\(K_{RF}\))**

**5) STEP-5 : Choose the proper FPS considering input power and peak drain current.**

With the resulting maximum peak drain current of the MOSFET (\(I_{\text{ds,\,peak}}\)) from equation (8), choose the proper FPS of which the pulse-by-pulse current limit level (\(I_{\text{over}}\)) is higher than \(I_{\text{ds,\,peak}}\). Since FPS has ± 12% tolerance of \(I_{\text{over}}\), there should be some margin in choosing the proper FPS device. The FPS lineup with proper power rating is also included in the software design tool.

**6) STEP-6 : Determine the proper core and the minimum primary turns.**

Actually, the initial selection of the core is bound to be crude since there are too many variables. One way to select the proper core is to refer to the manufacture’s core selection guide. If there is no proper reference, use the table 1 as a starting point. The core recommended in table 1 is typical for the universal input range, 67kHz switching frequency and single output application. When the input voltage range is 195-265 Vac or the switching frequency is higher than 67kHz, a smaller core can be used. For an application with multiple outputs, usually a larger core should be used than recommended in the table.
With the chosen core, the minimum number of turns for the transformer primary side to avoid the core saturation is given by

\[ N_p^{\text{min}} = \frac{L_m I_{\text{over}}}{B_{\text{sat}} A_e} \times 10^6 \]  

(turns) \hspace{1cm} (13)

where \( L_m \) is specified in equation (7), \( I_{\text{over}} \) is the FPS pulse-by-pulse current limit level, \( A_e \) is the cross-sectional area of the core as shown in Figure 7 and \( B_{\text{sat}} \) is the saturation flux density in tesla. Figure 8 shows the typical characteristics of ferrite core from TDK (PC40). Since the saturation flux density \( B_{\text{sat}} \) decreases as the temperature goes high, the high temperature characteristics should be considered.

If there is no reference data, use \( B_{\text{sat}} = 0.3 \sim 0.35 \) T. Since the MOSFET drain current exceeds \( I_{ds\ peak} \) and reaches \( I_{\text{over}} \) in a transition or fault condition, \( I_{\text{over}} \) is used in equation (13) instead of \( I_{ds\ peak} \) to prevent core saturation during transition.

Table 1. Core quick selection table (For universal input range, \( f_s = 67 \) kHz and single output)

<table>
<thead>
<tr>
<th>Output Power</th>
<th>EI core</th>
<th>EE core</th>
<th>EPC core</th>
<th>EER core</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-10W</td>
<td>EI12.5</td>
<td>EE8</td>
<td>EPC10</td>
<td>EER25.5</td>
</tr>
<tr>
<td></td>
<td>EI16</td>
<td>EE10</td>
<td>EPC13</td>
<td></td>
</tr>
<tr>
<td></td>
<td>EI19</td>
<td>EE13</td>
<td>EPC17</td>
<td></td>
</tr>
<tr>
<td></td>
<td>EI16</td>
<td>EE16</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10-20W</td>
<td>EI22</td>
<td>EE19</td>
<td>EPC19</td>
<td></td>
</tr>
<tr>
<td>20-30W</td>
<td>EI25</td>
<td>EE22</td>
<td>EPC25</td>
<td>EER28</td>
</tr>
<tr>
<td>30-50W</td>
<td>EI28</td>
<td>EE25</td>
<td>EPC30</td>
<td>EER28</td>
</tr>
<tr>
<td></td>
<td>EI30</td>
<td>EE30</td>
<td></td>
<td>EER28L</td>
</tr>
<tr>
<td>50-70W</td>
<td>EI35</td>
<td>EE35</td>
<td></td>
<td>EER35</td>
</tr>
<tr>
<td>70-100W</td>
<td>EI40</td>
<td>EE40</td>
<td></td>
<td>EER40</td>
</tr>
<tr>
<td></td>
<td>EI50</td>
<td>EE50</td>
<td></td>
<td>EER42</td>
</tr>
<tr>
<td>100-150W</td>
<td>EI60</td>
<td>EE60</td>
<td></td>
<td>EER49</td>
</tr>
<tr>
<td>150-200W</td>
<td>EI60</td>
<td>EE60</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(7) STEP-7: Determine the number of turns for each output

Figure 9 shows the simplified diagram of the transformer. First, determine the turns ratio (n) between the primary side and the feedback controlled secondary side as a reference.

\[ n = \frac{N_p}{N_{s1}} = \frac{V_{R0}}{V_{o1} + V_{F1}} \]  

(14)

where \( N_p \) and \( N_{s1} \) are the number of turns for the primary side and reference output, respectively, \( V_{o1} \) is the output voltage and \( V_{F1} \) is the diode \( (D_{R1}) \) forward voltage drop of the reference output.

Then, determine the proper integer for \( N_{s1} \) so that the resulting \( N_p \) is larger than \( N_p^{\text{min}} \) obtained from equation (13).

The number of turns for the other output (n-th output) is determined as

\[ N_{s(n)} = \frac{V_{o(n)} + V_{F(n)}}{V_{o1} + V_{F1}} \cdot N_{s1} \]  

(turns) \hspace{1cm} (15)

The number of turns for Vcc winding is determined as

\[ N_a = \frac{V_{cc}^* + V_{F8}}{V_{o1} + V_{F1}} \cdot N_{s1} \]  

(turns) \hspace{1cm} (16)

where \( V_{cc}^* \) is the nominal value of the supply voltage of the FPS device, and \( V_{F8} \) is the forward voltage drop of \( D_a \) as defined in figure 9. Since \( V_{cc} \) increases as the output load increases, it is proper to set \( V_{cc}^* \) as \( V_v \) start voltage (refer to the data sheet) to avoid the over voltage protection condition during normal operation.
With the determined turns of the primary side, the gap length of the core is obtained as

\[
G = 40\pi A_e \left( \frac{N_p^2}{1000L_m} - \frac{1}{A_e} \right) \quad (mm) \quad (17)
\]

where \(A_e\) is the AL-value with no gap in \(nH/\text{turns}^2\), \(A_e\) is the cross sectional area of the core as shown in figure 7, \(L_m\) is specified in equation (7) and \(N_p\) is the number of turns for the primary side of the transformer.

(8) STEP-8 : Determine the wire diameter for each winding based on the rms current of each output.

The rms current of the n-th secondary winding is obtained as

\[
I_{\text{sec}(n)}^{\text{rms}} = I_{ds}^{\text{rms}} \sqrt{\frac{1-D_{\text{max}}}{D_{\text{max}}} \frac{V_{RO}}{V_{RO} + K_{L(n)}(V_{O(n)} + V_{F(n)})}} \quad (18)
\]

where \(V_{RO}\) and \(I_{ds}^{\text{rms}}\) are specified in equations (5) and (9), \(V_{O(n)}\) is the output voltage of the n-th output, \(V_{F(n)}\) is the diode \((D_{\text{R}(n)})\) forward voltage drop, \(D_{\text{max}}\) is specified in step-3 and \(K_{L(n)}\) is the load occupying factor for n-th output defined in equation (2).

The current density is typically 5A/mm² when the wire is long (>1m). When the wire is short with a small number of turns, a current density of 6-10 A/mm² is also acceptable. Avoid using wire with a diameter larger than 1 mm to avoid severe eddy current losses as well as to make winding easier. For high current output, it is better to use parallel windings with multiple strands of thinner wire to minimize skin effect.

Check if the winding window area of the core, \(A_w\) (refer to figure 7) is enough to accommodate the wires. The required winding window area \(A_{wr}\) is given by

\[
A_{wr} = A_c/K_F \quad (19)
\]

where \(A_c\) is the actual conductor area and \(K_F\) is the fill factor. Typically the fill factor is 0.2~0.25 for single output application and 0.15~0.2 for multiple outputs application.

If the required window \((A_{wr})\) is larger than the actual window area \((A_w)\), go back to the step-6 and change the core to a bigger one. Sometimes it is impossible to change the core due to cost or size constraints. If the converter is designed for CCM and the winding window \((A_w)\) is slightly insufficient, go back to step-4 and reduce \(L_m\) by increasing the ripple factor \((K_{RF})\). Then, the minimum number of turns for the primary \((N_p^{\text{min}})\) of the equation (13) will decrease, which results in the reduced required winding window area \((A_{wr})\).

(9) STEP-9 : Choose the rectifier diode in the secondary side based on the voltage and current ratings.

The maximum reverse voltage and the rms current of the rectifier diode \((D_{R(n)})\) of the n-th output are obtained as

\[
V_{D(n)} = V_{O(n)} + \frac{V_{DC}^{\text{max}} \cdot (V_{O(n)} + V_{F(n)})}{V_{RO}} \quad (20)
\]

\[
I_{D(n)}^{\text{rms}} = I_{ds}^{\text{rms}} \sqrt{\frac{1-D_{\text{max}}}{D_{\text{max}}} \frac{V_{RO}K_{L(n)}}{(V_{O(n)} + V_{F(n)})}} \quad (21)
\]

where \(K_{L(n)}\), \(V_{DC}^{\text{max}}\), \(V_{RO}\), \(I_{ds}^{\text{rms}}\) are specified in equations (2), (4), (5) and (9) respectively, \(D_{\text{max}}\) is specified in step-3, \(V_{O(n)}\) is the output voltage of the n-th output and \(V_{F(n)}\) is the diode \((D_{\text{R}(n)})\) forward voltage. The typical voltage and current margins for the rectifier diode are as follows

\[
V_{R\text{RRM}} > 1.3 \cdot V_{D(n)} \quad (22)
\]

\[
I_F > 1.5 \cdot I_{D(n)}^{\text{rms}} \quad (23)
\]

where \(V_{R\text{RRM}}\) is the maximum reverse voltage and \(I_F\) is the average forward current of the diode.

A quick selection guide for Fairchild Semiconductor rectifier diodes is given in table 2. In this table \(I_{rr}\) is the maximum reverse recovery time.
Table 2. Fairchild Diode quick selection table

<table>
<thead>
<tr>
<th>Products</th>
<th>V_RRM</th>
<th>I_F</th>
<th>t_{tr}</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>SB330</td>
<td>30 V</td>
<td>3 A</td>
<td>-</td>
<td>TO-210AD</td>
</tr>
<tr>
<td>SB530</td>
<td>30 V</td>
<td>5 A</td>
<td>-</td>
<td>TO-210AD</td>
</tr>
<tr>
<td>MBR1035</td>
<td>35 V</td>
<td>10 A</td>
<td>-</td>
<td>TO-220AC</td>
</tr>
<tr>
<td>MBR1635</td>
<td>35 V</td>
<td>16 A</td>
<td>-</td>
<td>TO-220AC</td>
</tr>
<tr>
<td>SB340</td>
<td>40 V</td>
<td>3 A</td>
<td>-</td>
<td>TO-210AD</td>
</tr>
<tr>
<td>SB540</td>
<td>40 V</td>
<td>5 A</td>
<td>-</td>
<td>TO-210AD</td>
</tr>
<tr>
<td>SB350</td>
<td>50 V</td>
<td>3 A</td>
<td>-</td>
<td>TO-210AD</td>
</tr>
<tr>
<td>SB550</td>
<td>50 V</td>
<td>5 A</td>
<td>-</td>
<td>TO-210AD</td>
</tr>
<tr>
<td>SB360</td>
<td>60 V</td>
<td>3 A</td>
<td>-</td>
<td>TO-210AD</td>
</tr>
<tr>
<td>SB560</td>
<td>60 V</td>
<td>5 A</td>
<td>-</td>
<td>TO-210AD</td>
</tr>
<tr>
<td>MBR1060</td>
<td>60 V</td>
<td>10 A</td>
<td>-</td>
<td>TO-220AC</td>
</tr>
<tr>
<td>MBR1660</td>
<td>60 V</td>
<td>16 A</td>
<td>-</td>
<td>TO-220AC</td>
</tr>
</tbody>
</table>

(10) STEP-10 : Determine the output capacitor considering the voltage and current ripple.

The ripple current of the n-th output capacitor \( C_{o(n)} \) is obtained as

\[
I_{\text{cap(n)}} \text{rms} = \sqrt{\left(I_{o(n)} \text{rms}ight)^2 - I_{o(n)}^2}
\]  

(24)

where \( I_{o(n)} \) is the load current of the n-th output and \( I_{D(n)} \text{rms} \) is specified in equation (21). The ripple current should be smaller than the ripple current specification of the capacitor.

The voltage ripple on the n-th output is given by

\[
\Delta V_{o(n)} = \frac{I_{o(n)} D_{\text{max}}}{C_{o(n)} f_s} + \frac{I_{ds \text{ peak}} V_{R0} R_{CL(n)} K_{L(n)}}{(V_{o(n)} + V_{F(n)})}
\]  

(25)

where \( C_{o(n)} \) is the capacitance, \( R_{CL(n)} \) is the effective series resistance (ESR) of the n-th output capacitor, \( K_{L(n)} \), \( V_{R0} \) and \( I_{ds \text{ peak}} \) are specified in equations (2), (5) and (8) respectively, \( D_{\text{max}} \) is specified in step-3, \( I_{o(n)} \) and \( V_{o(n)} \) are the load current and output voltage of the n-th output, respectively and \( V_{F(n)} \) is the diode \( (D_{R(n)}) \) forward voltage.

Sometimes it is impossible to meet the ripple specification with a single output capacitor due to the high ESR of the electrolytic capacitor. Then, additional LC filter stages (post filter) can be used. When using the post filters, be careful not to place the corner frequency too low. Too low a corner frequency may make the system unstable or limit the control bandwidth. It is typical to set the corner frequency of the post filter at around 1/10~1/5 of the switching frequency.

(11) STEP-11 : Design the RCD snubber.

When the power MOSFET is turned off, there is a high voltage spike on the drain due to the transformer leakage inductance. This excessive voltage on the MOSFET may lead to an avalanche breakdown and eventually failure of FPS. Therefore, it is necessary to use an additional network to clamp the voltage.

The RCD snubber circuit and MOSFET drain voltage waveform are shown in figure 10 and 11, respectively. The RCD snubber network absorbs the current in the leakage inductance by turning on the snubber diode \( D_{sn} \) once the MOSFET drain voltage exceeds the voltage of node X as depicted in figure 10. In the analysis of snubber network, it is assumed that the snubber capacitor is large enough that its voltage does not change significantly during one switching cycle.

The first step in designing the snubber circuit is to determine the snubber capacitor voltage at the minimum input voltage and full load condition \( V_{sn} \). Once \( V_{sn} \) is determined, the power dissipated in the snubber network at the minimum input voltage and full load condition is obtained as
\[ P_{sn} = \frac{(V_{sn})^2}{R_{sn}} = \frac{1}{2} f_s L_{lk} (I_{ds\, \text{peak}})^2 \frac{V_{sn}}{V_{sn} - V_{RO}} \quad (26) \]

where \( I_{ds\, \text{peak}} \) is specified in equation (8), \( f_s \) is the FPS switching frequency, \( L_{lk} \) is the leakage inductance, \( V_{sn} \) is the snubber capacitor voltage at the minimum input voltage and full load condition, \( V_{RO} \) is the reflected output voltage and \( R_{sn} \) is the snubber resistor. \( V_{sn} \) should be larger than \( V_{RO} \) and it is typical to set \( V_{sn} \) to be 2~2.5 times of \( V_{RO} \). Too small a \( V_{sn} \) results in a severe loss in the snubber network as shown in equation (26). The leakage inductance is measured at the switching frequency on the primary winding with all other windings shorted.

Then, the snubber resistor with proper rated wattage should be chosen based on the power loss. The maximum ripple of the snubber capacitor voltage is obtained as

\[ \Delta V_{sn} = \frac{V_{sn1}}{C_{sn} R_{sn} f_s} \quad (27) \]

where \( f_s \) is the FPS switching frequency. In general, 5~10% ripple is reasonable.

The snubber capacitor voltage \( (V_{sn}) \) of equation (26) is for the minimum input voltage and full load condition. When the converter is designed to operate in CCM, the peak drain current together with the snubber capacitor voltage decrease as the input voltage increases. The snubber capacitor voltage under maximum input voltage and full load condition is obtained as

\[ V_{sn2} = V_{RO} + \sqrt{\left(\frac{V_{RO}}{2} + \frac{2 R_{sn} L_{lk} f_s (I_{ds2})^2}{L_{lk} f_s (I_{ds2})^2} \right)^2} \quad (28) \]

where \( f_s \) is the FPS switching frequency, \( L_{lk} \) is the primary side leakage inductance, \( V_{RO} \) is the reflected output voltage, \( R_{sn} \) is the snubber resistor and \( I_{ds2} \) is the peak drain current at the maximum input voltage and full load condition. When the converter operates in CCM at the maximum input voltage and full load condition (refer to equation (12)), the \( I_{ds2} \) of equation (28) is obtained as

\[ I_{ds2} = \frac{P_{in}}{2 L_{m} f_s} \left( \frac{V_{DC\, \text{max}} + V_{RO}}{V_{DC\, \text{max}}} \right) \quad (29) \]

When the converter operates in DCM at the maximum input voltage and full load condition (refer to equation (12)), the \( I_{ds2} \) of equation (28) is obtained as

\[ I_{ds2} = \frac{2 P_{in}}{f_s L_{m}} \quad (30) \]

where \( P_{in}, V_{DC\, \text{max}}, V_{RO} \) and \( L_{m} \) are specified in equations (1), (4), (5) and (7), respectively, and \( f_s \) is the FPS switching frequency.

From equation (28), the maximum voltage stress on the internal MOSFET is given by

\[ V_{ds\, \text{max}} = V_{DC\, \text{max}} + V_{sn2} \quad (31) \]

where \( V_{DC\, \text{max}} \) is specified in equation (4).

Check if \( V_{ds\, \text{max}} \) is below 90% of the rated voltage of the MOSFET \( (BV_{dss}) \) as shown in figure 11. The voltage rating of the snubber diode should be higher than \( BV_{dss} \). Usually, an ultra fast diode with 1A current rating is used for the snubber network.

In the snubber design in this section, neither the lossy discharge of the inductor nor stray capacitance is considered. In the actual converter, the loss in the snubber network is less than the designed value due to this effects.

![Figure 10. Circuit diagram of the snubber network](image)

![Figure 11. MOSFET drain voltage and snubber capacitor voltage](image)
(12) STEP-12 : Design the feedback loop.

Since most FPS devices employ current mode control as shown in figure 12, the feedback loop can be simply implemented with a one-pole and one-zero compensation circuit. In the feedback circuit analysis, it is assumed that the current transfer ratio (CTR) of the opto coupler is 100%.

The current control factor of FPS, \( K \), is defined as

\[
K = \frac{I_{pk}}{V_{FB}} = \frac{I_{over}}{V_{FBsat}} \tag{32}
\]

where \( I_{pk} \) is the peak drain current and \( V_{FB} \) is the feedback voltage, respectively for a given operating condition, \( I_{over} \) is the current limit of the FPS and \( V_{FBsat} \) is the feedback saturation voltage, which is typically 2.5V.

In order to express the small signal AC transfer functions, the small signal variations of feedback voltage (\( v_{FB} \)) and controlled output voltage (\( v_{o1} \)) are introduced as \( \dot{v}_{fb} \) and \( \dot{v}_{o1} \).

**Figure 12. Control Block Diagram**

For CCM operation, the control-to-output transfer function of the flyback converter using current mode control is given by

\[
G_{vc} = \frac{\dot{v}_{o1}}{\dot{v}_{FB}} = \frac{V_{DC}(N_p/N_s)}{2V_{RO} + V_{DC}} \cdot \frac{(1+\omega_{lz}/\omega_p)(1-\omega_{lz}/\omega_p)}{1+\omega_{lz}/\omega_p} \tag{33}
\]

where \( V_{DC} \) is the DC input voltage, \( R_L \) is the effective total load resistance of the controlled output, defined as \( V_{o1}^2/P_o \), \( N_p \) and \( N_s \) are specified in step-7, \( V_{RO} \) is specified in equation (5), \( V_{o1} \) is the reference output voltage, \( P_o \) is specified in step-1 and \( K \) is specified in equation (32). The pole and zeros of equation (33) are defined as

\[
w_z = \frac{1}{R_c I_{o1}}, \quad w_{rz} = \frac{R_l(1-D)^2}{D L_m(N_s/N_p)^2} \quad \text{and} \quad w_p = \frac{(1+D)}{R_L C_{o1}}
\]

where \( I_m \) is specified in equation (7), \( D \) is the duty cycle of the FPS, \( C_{o1} \) is the reference output capacitor and \( R_{C1} \) is the ESR of \( C_{o1} \).

When the converter has more than one output, the low frequency control-to-output transfer function is proportional to the parallel combination of all load resistance, adjusted by the square of the turns ratio. Therefore, the effective load resistance is used in equation (33) instead of the actual load resistance of \( V_{o1} \).

Notice that there is a right half plane (RHP) zero (\( w_{rz} \)) in the control-to-output transfer function of equation (33). Because the RHP zero reduces the phase by 90 degrees, the crossover frequency should be placed below the RHP zero.

**Figure 13. Control-to-Output Transfer Function for Different Input Voltages**

**Figure 14. Control-to-Output Transfer Function for Different Loads**

**Figure 15. Control-to-Output Transfer Function for Different Input Voltages**

For DCM operation, the control-to-output transfer function of the flyback converter using current mode control is given by

\[
G_{vc} = \frac{\dot{v}_{o1}}{\dot{v}_{FB}} = \frac{V_{o1}}{V_{FB}} \cdot \frac{(1+\omega_{lz}/\omega_p)}{(1+\omega_{lz}/\omega_p)} \tag{34}
\]

where \( w_{lz} = \frac{1}{R_c C_{o1}}, \quad w_{p} = \frac{2}{R_L C_{o1}} \)

\( V_{o1} \) is the reference output voltage, \( V_{FB} \) is the feedback voltage for a given condition, \( R_L \) is the effective total resistance of the controlled output, \( C_{o1} \) is the controlled output capacitance and \( Rc1 \) is the ESR of \( C_{o1} \).

**Figure 16. Control-to-Output Transfer Function for Different Input Voltages**

**Figure 17. Control-to-Output Transfer Function for Different Loads**

The feedback compensation network transfer function of figure 12 is obtained as
and $R_B$ is the internal feedback bias resistor of FPS, which is typically 2.8kΩ and $R_1$, $R_D$, $R_P$, $C_F$ and $C_B$ are shown in figure 12.

When the input voltage and the load current vary over a wide range, it is not easy to determine the worst case for the feedback loop design. The gain together with zeros and poles vary according to the operating condition. Moreover, even though the converter is designed to operate in CCM or at the boundary of DCM and CCM in the minimum input voltage and full load condition, the converter enters into DCM changing the system transfer functions as the load current decreases and/or input voltage increases.

One simple and practical way to this problem is designing the feedback loop for low input voltage and full load condition with enough phase and gain margin. When the converter operates in CCM, the RHP zero is lowest in low input voltage and full load condition. The gain increases only about 6dB as the operating condition is changed from the lowest input voltage to the highest input voltage condition under universal input condition. When the operating mode changes from CCM to DCM, the RHP zero disappears making the system stable. Therefore, by designing the feedback loop with more than 45 degrees phase margin in low input voltage and full load condition, the stability over all the operating ranges can be guaranteed.

The procedure to design the feedback loop is as follows

(a) Determine the crossover frequency ($f_c$). For CCM mode flyback, set $f_c$ below 1/3 of right half plane (RHP) zero to minimize the effect of the RHP zero. For DCM mode $f_c$ can be placed at a higher frequency, since there is no RHP zero.

(b) When an additional LC filter is employed, the crossover frequency should be placed below 1/3 of the corner frequency of the LC filter, since it introduces a -180 degrees phase drop. Never place the crossover frequency beyond the corner frequency of the LC filter. If the crossover frequency is too close to the corner frequency, the controller should be designed to have a phase margin greater than 90 degrees when ignoring the effect of the post filter.

(c) Determine the DC gain of the compensator ($w_i/w_{zc}$) to cancel the control-to-output gain at $f_c$.

(d) Place a compensator zero ($f_{zc}$) around $f_c/3$.

(e) Place a compensator pole ($f_{pc}$) above $3f_c$.

When the input voltage and the load current vary over a wide range, it is not easy to determine the worst case for the feedback loop design. The gain together with zeros and poles vary according to the operating condition. Moreover, even though the converter is designed to operate in CCM or at the boundary of DCM and CCM in the minimum input voltage and full load condition, the converter enters into DCM changing the system transfer functions as the load current decreases and/or input voltage increases.

One simple and practical way to this problem is designing the feedback loop for low input voltage and full load condition with enough phase and gain margin. When the converter operates in CCM, the RHP zero is lowest in low input voltage and full load condition. The gain increases only about 6dB as the operating condition is changed from the lowest input voltage to the highest input voltage condition under universal input condition. When the operating mode changes from CCM to DCM, the RHP zero disappears making the system stable. Therefore, by designing the feedback loop with more than 45 degrees phase margin in low input voltage and full load condition, the stability over all the operating ranges can be guaranteed.

The procedure to design the feedback loop is as follows

(a) Determine the crossover frequency ($f_c$). For CCM mode flyback, set $f_c$ below 1/3 of right half plane (RHP) zero to minimize the effect of the RHP zero. For DCM mode $f_c$ can be placed at a higher frequency, since there is no RHP zero.

(b) When an additional LC filter is employed, the crossover frequency should be placed below 1/3 of the corner frequency of the LC filter, since it introduces a -180 degrees phase drop. Never place the crossover frequency beyond the corner frequency of the LC filter. If the crossover frequency is too close to the corner frequency, the controller should be designed to have a phase margin greater than 90 degrees when ignoring the effect of the post filter.

(c) Determine the DC gain of the compensator ($w_i/w_{zc}$) to cancel the control-to-output gain at $f_c$.

(d) Place a compensator zero ($f_{zc}$) around $f_c/3$.

(e) Place a compensator pole ($f_{pc}$) above $3f_c$. 

When the input voltage and the load current vary over a wide range, it is not easy to determine the worst case for the feedback loop design. The gain together with zeros and poles vary according to the operating condition. Moreover, even though the converter is designed to operate in CCM or at the boundary of DCM and CCM in the minimum input voltage and full load condition, the converter enters into DCM changing the system transfer functions as the load current decreases and/or input voltage increases.

One simple and practical way to this problem is designing the feedback loop for low input voltage and full load condition with enough phase and gain margin. When the converter operates in CCM, the RHP zero is lowest in low input voltage and full load condition. The gain increases only about 6dB as the operating condition is changed from the lowest input voltage to the highest input voltage condition under universal input condition. When the operating mode changes from CCM to DCM, the RHP zero disappears making the system stable. Therefore, by designing the feedback loop with more than 45 degrees phase margin in low input voltage and full load condition, the stability over all the operating ranges can be guaranteed.

The procedure to design the feedback loop is as follows

(a) Determine the crossover frequency ($f_c$). For CCM mode flyback, set $f_c$ below 1/3 of right half plane (RHP) zero to minimize the effect of the RHP zero. For DCM mode $f_c$ can be placed at a higher frequency, since there is no RHP zero.

(b) When an additional LC filter is employed, the crossover frequency should be placed below 1/3 of the corner frequency of the LC filter, since it introduces a -180 degrees phase drop. Never place the crossover frequency beyond the corner frequency of the LC filter. If the crossover frequency is too close to the corner frequency, the controller should be designed to have a phase margin greater than 90 degrees when ignoring the effect of the post filter.

(c) Determine the DC gain of the compensator ($w_i/w_{zc}$) to cancel the control-to-output gain at $f_c$.

(d) Place a compensator zero ($f_{zc}$) around $f_c/3$.

(e) Place a compensator pole ($f_{pc}$) above $3f_c$. 

When the input voltage and the load current vary over a wide range, it is not easy to determine the worst case for the feedback loop design. The gain together with zeros and poles vary according to the operating condition. Moreover, even though the converter is designed to operate in CCM or at the boundary of DCM and CCM in the minimum input voltage and full load condition, the converter enters into DCM changing the system transfer functions as the load current decreases and/or input voltage increases.

One simple and practical way to this problem is designing the feedback loop for low input voltage and full load condition with enough phase and gain margin. When the converter operates in CCM, the RHP zero is lowest in low input voltage and full load condition. The gain increases only about 6dB as the operating condition is changed from the lowest input voltage to the highest input voltage condition under universal input condition. When the operating mode changes from CCM to DCM, the RHP zero disappears making the system stable. Therefore, by designing the feedback loop with more than 45 degrees phase margin in low input voltage and full load condition, the stability over all the operating ranges can be guaranteed.

The procedure to design the feedback loop is as follows

(a) Determine the crossover frequency ($f_c$). For CCM mode flyback, set $f_c$ below 1/3 of right half plane (RHP) zero to minimize the effect of the RHP zero. For DCM mode $f_c$ can be placed at a higher frequency, since there is no RHP zero.

(b) When an additional LC filter is employed, the crossover frequency should be placed below 1/3 of the corner frequency of the LC filter, since it introduces a -180 degrees phase drop. Never place the crossover frequency beyond the corner frequency of the LC filter. If the crossover frequency is too close to the corner frequency, the controller should be designed to have a phase margin greater than 90 degrees when ignoring the effect of the post filter.

(c) Determine the DC gain of the compensator ($w_i/w_{zc}$) to cancel the control-to-output gain at $f_c$.

(d) Place a compensator zero ($f_{zc}$) around $f_c/3$.

(e) Place a compensator pole ($f_{pc}$) above $3f_c$. 

When the input voltage and the load current vary over a wide range, it is not easy to determine the worst case for the feedback loop design. The gain together with zeros and poles vary according to the operating condition. Moreover, even though the converter is designed to operate in CCM or at the boundary of DCM and CCM in the minimum input voltage and full load condition, the converter enters into DCM changing the system transfer functions as the load current decreases and/or input voltage increases.

One simple and practical way to this problem is designing the feedback loop for low input voltage and full load condition with enough phase and gain margin. When the converter operates in CCM, the RHP zero is lowest in low input voltage and full load condition. The gain increases only about 6dB as the operating condition is changed from the lowest input voltage to the highest input voltage condition under universal input condition. When the operating mode changes from CCM to DCM, the RHP zero disappears making the system stable. Therefore, by designing the feedback loop with more than 45 degrees phase margin in low input voltage and full load condition, the stability over all the operating ranges can be guaranteed.
When determining the feedback circuit component, there are some restrictions as follows.

(a) The voltage divider network of $R_1$ and $R_2$ should be designed to provide 2.5V to the reference pin of the KA431. The relationship between $R_1$ and $R_2$ is given as

$$R_2 = \frac{2.5 \cdot R_1}{V_{o1} - 2.5}$$  \hspace{1cm} (36)$$

where $V_{o1}$ is the reference output voltage.

(b) The capacitor connected to feedback pin ($C_B$) is related to the shutdown delay time in an overload condition by

$$T_{delay} = \frac{(V_{SD} - 2.5) \cdot C_B}{I_{delay}}$$  \hspace{1cm} (37)$$

where $V_{SD}$ is the shutdown feedback voltage and $I_{delay}$ is the shutdown delay current. These values are given in the data sheet. In general, a 10~50 ms delay time is typical for most applications. Because $C_B$ also determines the high frequency pole ($w_{pc}$) of the compensator transfer function as shown in equation (36), too large a $C_B$ can limit the control bandwidth by placing $w_{pc}$ at too low a frequency. Typical value for $C_B$ is 10-50nF.

(c) The resistors $R_{bias}$ and $R_D$ used together with the opto-coupler H11A817A and the shunt regulator KA431 should be designed to provide proper operating current for the KA431 and to guarantee the full swing of the feedback voltage for the FPS device chosen. In general, the minimum cathode voltage and current for the KA431 are 2.5V and 1mA, respectively. Therefore, $R_{bias}$ and $R_D$ should be designed to satisfy the following conditions.

$$\frac{V_{o1} - V_{OP} - 2.5}{R_D} > I_{FB}$$  \hspace{1cm} (38)$$

$$\frac{V_{OP}}{R_{bias}} > 1mA$$  \hspace{1cm} (39)$$

where $V_{o1}$ is the reference output voltage, $V_{OP}$ is opto-diode forward voltage drop, which is typically 1V and $I_{FB}$ is the feedback current of FPS, which is typically 1mA. For example, $R_{bias} < 1k\Omega$ and $R_D < 1.5k\Omega$ for $V_{o1}=5V$.

**Miscellaneous**

(a) Vcc capacitor ($C_a$) : The typical value for $C_a$ is 10-50uF, which is enough for most application. A smaller capacitor than this may result in an under voltage lockout of FPS during the startup. While, too large a capacitor may increase the startup time.

(b) Vcc resistor ($R_a$) : The typical value for $R_a$ is 5-20\Omega. In the case of multiple outputs flyback converter, the voltage of the lightly loaded output such as Vcc varies as the load currents of other outputs change due to the imperfect coupling of the transformer. $R_a$ reduces the sensitivity of Vcc to other outputs and improves the regulations of Vcc.
- Summary of symbols -

- $A_w$ : Winding window area of the core in mm$^2$
- $A_e$ : Cross sectional area of the core in mm$^2$
- $B_{sat}$ : Saturation flux density in tesla.
- $C_{o(n)}$ : Output capacitor of the n-th output
- $D_{max}$ : Maximum duty cycle ratio
- $E_{ff}$ : Estimated efficiency
- $f_L$ : Line frequency
- $f_s$ : Switching frequency of FPS
- $I_{ds_{peak}}$ : Maximum peak current of MOSFET
- $I_{ds_{rms}}$ : RMS current of MOSFET
- $I_{ds2}$ : Maximum peak drain current at the maximum input voltage condition.
- $I_{over}$ : FPS current limit level.
- $I_{sec(n)_{rms}}$ : RMS current of the secondary winding for the n-th output
- $I_{D(n)_{rms}}$ : Maximum rms current of the rectifier diode for the n-th output
- $I_{cap(n)_{rms}}$ : RMS Ripple current of the output capacitor for the n-th output
- $I_{p(n)}$ : Output load current for the n-th output
- $K_{L(n)}$ : Load occupying factor for the n-th output
- $K_{RF}$ : Current ripple factor
- $L_m$ : Transformer primary side inductance
- $L_{lk}$ : Transformer primary side leakage inductance
- $L_{loss_{sn}}$ : Maximum power loss of the snubber network in normal operation
- $N_{p_{min}}$ : The minimum number of turns for the transformer primary side to avoid saturation
- $N_p$ : Number of turns for primary side
- $N_{s1}$ : Number of turns for the reference output
- $N_{s(n)}$ : Number of turns for the n-th output
- $P_o$ : Maximum output power
- $P_{in}$ : Maximum input power
- $R_{ce(n)}$ : Effective series resistance (ESR) of the n-th output capacitor.
- $R_{sn}$ : Snubber resistor
- $R_L$ : Effective total output load resistor of the controlled output
- $V_{line_{min}}$ : Minimum line voltage
- $V_{line_{max}}$ : Maximum line voltage
- $V_{DC_{min}}$ : Minimum DC link voltage
- $V_{DC_{max}}$ : Maximum DC link voltage
- $V_{ds_{nom}}$ : Maximum nominal MOSFET voltage
- $V_{o1}$ : Output voltage of the reference output.
- $V_{F1}$ : Diode forward voltage drop of the reference output.
- $V_{cc}$ : Nominal voltage for Vcc
- $V_{Fa}$ : Diode forward voltage drop of Vcc winding
- $V_{D(n)}$ : Maximum voltage of the rectifier diode for n-th output
- $\Delta V_{o(n)}$ : Output voltage ripple for the n-th output
- $V_{RO}$ : Output voltage reflected to the primary
- $V_{sn}$ : Snubber capacitor voltage under minimum input voltage and full load condition
- $V_{sn2}$ : Snubber capacitor voltage under maximum input voltage and full load condition
- $\Delta V_{sn}$ : Maximum Snubber capacitor voltage ripple
- $V_{ds_{max}}$ : Maximum voltage stress of the MOSFET
# Appendix: Design example using FPS Design Assistant

<table>
<thead>
<tr>
<th>Application</th>
<th>Device</th>
<th>Output Power</th>
<th>Input voltage</th>
<th>Output voltage (Max Current)</th>
<th>Ripple spec</th>
</tr>
</thead>
<tbody>
<tr>
<td>Set-top Box</td>
<td>FSDM07652R</td>
<td>47W</td>
<td>85V-265VAC</td>
<td>3.3V (2A) 5V (2A) 12V (1.5A) 18V (0.5A) 33V (0.1A)</td>
<td>± 5%</td>
</tr>
</tbody>
</table>

## 1. Define the system specifications

- Minimum Line voltage \( V_{\text{line}}^{\text{min}} \): 85 V.rms
- Maximum Line voltage \( V_{\text{line}}^{\text{max}} \): 265 V.rms
- Line frequency \( f_0 \): 60 Hz

<table>
<thead>
<tr>
<th>( V_{\text{o(n)}} )</th>
<th>( I_{\text{o(n)}} )</th>
<th>( P_{\text{o(n)}} )</th>
<th>( K_{\text{o(n)}} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>1st output for feedback</td>
<td>3.3 V 2.00 A</td>
<td>7 W 14%</td>
<td></td>
</tr>
<tr>
<td>2nd output</td>
<td>5 V 2.00 A</td>
<td>10 W 21%</td>
<td></td>
</tr>
<tr>
<td>3rd output</td>
<td>12 V 1.50 A</td>
<td>18 W 38%</td>
<td></td>
</tr>
<tr>
<td>4th output</td>
<td>18 V 0.50 A</td>
<td>9 W 18%</td>
<td></td>
</tr>
<tr>
<td>5th output</td>
<td>33 V 0.10 A</td>
<td>3 W 7%</td>
<td></td>
</tr>
<tr>
<td>6th output</td>
<td>V A</td>
<td>0 W 0%</td>
<td></td>
</tr>
</tbody>
</table>

**Maximum output power** \( P_o = 46.9 \) W

**Estimated efficiency** \( \eta \): 70%

**Maximum input power** \( P_{in} = 67.0 \) W

\[ \diamond \] The estimated efficiency \( \eta \) is set to be 0.7 considering the low voltage outputs (3.3V and 5V)

## 2. Determine DC link capacitor and DC link voltage range

- DC link capacitor \( C_{\text{DC}} \): 150 uF
- Minimum DC link voltage \( V_{\text{DC}}^{\text{min}} \): 92 V
- Maximum DC link voltage \( V_{\text{DC}}^{\text{max}} \): 375 V

\[ \diamond \] Since the input power is 67 W, the DC link capacitor is set to be 150uF by 2uF/Watt.

## 3. Determine Maximum duty ratio \( D_{\text{max}} \)

- Maximum duty ratio \( D_{\text{max}} \): 0.48
- Max nominal MOSFET voltage \( V_{\text{ds}}^{\text{nom}} \): 460 V
- Output voltage reflected to primary \( V_{\text{P0}} \): 85 V

\[ \diamond \] \( D_{\text{max}} \) is set to be 0.48 so that \( V_{\text{ds}}^{\text{nom}} \) would be about 70% of \( \text{BVdss} \) (650V×0.7=455V)

## 4. Determine transformer primary inductance \( L_{m} \)

- Switching frequency of FPS \( f_s \): 66 kHz
- Ripple factor \( K_{\text{RF}} \): 0.33
- Primary side inductance \( L_{m} \): 671 uH
- Maximum peak drain current \( I_{\text{ds}}^{\text{peak}} \): 2.01 A
- RMS drain current \( I_{\text{ds}}^{\text{rms}} \): 1.07 A
- Maximum DC link voltage in CCM \( V_{\text{DC}}^{\text{CCM}} \): 375 V

\[ \diamond \] \( K_{\text{RF}} = \frac{1}{DCM} \) \( K_{\text{RF}} < 1 \) (CCM)

\[ \Delta I \] \( L_{\text{DC}} \)
5. Choose the proper FPS considering the input power and current limit

| Typical current limit of FPS \( I_{over} \) | 2.50 A |
| Minimum \( I_{over} \) considering tolerance of 12% | 2.20 A | > 2.01 A |

☞ Since the maximum peak drain current \( I_{df, peak} \) is 2.0A, FSDM07652R is chosen, whose current limit level \( I_{over} \) is 2.5A. The current limit tolerance (12%) is considered.

6. Determine the proper core and the minimum primary turns

| Saturation flux density \( B_{sat} \) | 0.35 T |
| Cross sectional area of core \( A_c \) | 109.4 mm² |
| Minimum primary turns \( N_{p, min} \) | 43.8 T |

☞ Ferrite core EER3530 is chosen \( (Ae=109.4 \text{ mm}^2, Aw=210\text{mm}^2) \), which is a little bit larger than the core recommended in table 1 to provide enough winding window area.

7. Determine the number of turns for each output

<table>
<thead>
<tr>
<th>( V_{p(n)} )</th>
<th>( V_F(n) )</th>
<th># of turns</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vcc (Use Vcc start voltage)</td>
<td>12 V</td>
<td>1.2 V</td>
</tr>
<tr>
<td>1st output for feedback</td>
<td>3.3 V</td>
<td>0.5 V</td>
</tr>
<tr>
<td>2nd output</td>
<td>5 V</td>
<td>0.5 V</td>
</tr>
<tr>
<td>3rd output</td>
<td>12 V</td>
<td>1.2 V</td>
</tr>
<tr>
<td>4th output</td>
<td>16 V</td>
<td>1.2 V</td>
</tr>
<tr>
<td>5th output</td>
<td>33 V</td>
<td>1.2 V</td>
</tr>
<tr>
<td>6th output</td>
<td>0 V</td>
<td>0 V</td>
</tr>
</tbody>
</table>

VF : Forward voltage drop of rectifier diode

\( \text{Primary turns} (N_{p}) = \) 45 T

Ungapped AL value \( (AL) \) | 2130 nH/T² |
Gap length \( (G) \); center pole gap = | 0.34631 mm |

☞ In general, the optimum turn ratio between 5V and 3.3V is 3/2, considering the diode forward voltage drop.

8. Determine the wire diameter for each winding

<table>
<thead>
<tr>
<th>Diameter</th>
<th>Parallel</th>
<th>( I_{D(n)} )</th>
<th>( A/mm^2 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>Primary winding</td>
<td>0.5 mm</td>
<td>1 T</td>
<td>1.1 A</td>
</tr>
<tr>
<td>Vcc winding</td>
<td>0.3 mm</td>
<td>2 T</td>
<td>0.1 A</td>
</tr>
<tr>
<td>1st output winding</td>
<td>0.4 mm</td>
<td>4 T</td>
<td>3.5 A</td>
</tr>
<tr>
<td>2nd output winding</td>
<td>0.4 mm</td>
<td>4 T</td>
<td>3.7 A</td>
</tr>
<tr>
<td>3rd output winding</td>
<td>0.4 mm</td>
<td>3 T</td>
<td>2.8 A</td>
</tr>
<tr>
<td>4th output winding</td>
<td>0.4 mm</td>
<td>2 T</td>
<td>0.9 A</td>
</tr>
<tr>
<td>5th output winding</td>
<td>0.4 mm</td>
<td>1 T</td>
<td>0.2 A</td>
</tr>
<tr>
<td>6th output winding</td>
<td>0.4 mm</td>
<td>1 T</td>
<td>0.2 A</td>
</tr>
</tbody>
</table>

\( \text{Copper area} (A_c) = \) 19.70 mm²

\( \text{Fill factor} (K_F) = \) 0.15

\( \text{Required window area} (A_{win}) = \) 131.33 mm²

☞ Since the windings for 3.3V and 5V are short with small number of turns, relatively large current densities \( (> 5A/mm^2) \) are allowed. The fill factor is set to be 0.15 due to multiple outputs.
9. Choose the rectifier diode in the secondary side

<table>
<thead>
<tr>
<th>Vcc diode</th>
<th>VD(n)</th>
<th>ID(n) ms</th>
</tr>
</thead>
<tbody>
<tr>
<td>1st output diode</td>
<td>70</td>
<td>0.10 A</td>
</tr>
<tr>
<td>2nd output diode</td>
<td>20</td>
<td>3.50 A</td>
</tr>
<tr>
<td>3rd output diode</td>
<td>29</td>
<td>3.67 A</td>
</tr>
<tr>
<td>4th output diode</td>
<td>70</td>
<td>2.75 A</td>
</tr>
<tr>
<td>5th output diode</td>
<td>103</td>
<td>0.95 A</td>
</tr>
<tr>
<td>6th output diode</td>
<td>184</td>
<td>0.19 A</td>
</tr>
<tr>
<td>Voltage Stress on MOSFET</td>
<td>0</td>
<td>0.67 A</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Vcc winding</th>
<th>UF4003 (200V /1A, VF=1V)</th>
<th>Ultra Fast Recovery Diode</th>
</tr>
</thead>
<tbody>
<tr>
<td>1st output</td>
<td>SB540 (40V/5A, Vf=0.55V) x 2</td>
<td>Schottky Barrier Diode</td>
</tr>
<tr>
<td>2nd output</td>
<td>SB560 (60V/5A, Vf=0.67V) x 2</td>
<td>Schottky Barrier Diode</td>
</tr>
<tr>
<td>3rd output</td>
<td>EGP30D (200V/3A, Vf=0.95V)</td>
<td>Ultra Fast Recovery Diode</td>
</tr>
<tr>
<td>4th output</td>
<td>EGP20D (200V/2A, Vf=0.95V)</td>
<td>Ultra Fast Recovery Diode</td>
</tr>
<tr>
<td>5th output</td>
<td>UF4004 (400V /1A, VF=1V)</td>
<td>Ultra Fast Recovery Diode</td>
</tr>
</tbody>
</table>

10. Determine the output capacitor

<table>
<thead>
<tr>
<th>Co(n)</th>
<th>R_C(n)</th>
<th>ICap(n)</th>
<th>AV(n)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1st output</td>
<td>2000 uF</td>
<td>100 mΩ</td>
<td>2.9 A</td>
</tr>
<tr>
<td>2nd output</td>
<td>2000 uF</td>
<td>100 mΩ</td>
<td>3.1 A</td>
</tr>
<tr>
<td>3rd output</td>
<td>300 mΩ</td>
<td>300 mΩ</td>
<td>2.3 A</td>
</tr>
<tr>
<td>4th output</td>
<td>470 uF</td>
<td>300 mΩ</td>
<td>0.8 A</td>
</tr>
<tr>
<td>5th output</td>
<td>47 uF</td>
<td>480 mΩ</td>
<td>0.2 A</td>
</tr>
<tr>
<td>6th output</td>
<td>47 uF</td>
<td>480 mΩ</td>
<td>0.2 A</td>
</tr>
</tbody>
</table>

Since the voltage ripples for 3.3V, 5V and 12V exceed the ripple spec of ± 5%, additional LC filter stage should be used for these three outputs. 220uF capacitor together with 2.2mH inductor are used for the post filter. To attenuate the voltage ripple caused by switching, the corner frequency of the post filter (fo) is set at about one decade below the switching frequency.

\[ f_o = \frac{1}{2\pi \sqrt{L_{pl}C_{pl}}} = \frac{10^6}{2\pi \sqrt{2.2 \times 220}} = 7.2kHz \]

11. Design RCD snubber

<table>
<thead>
<tr>
<th>Primary side leakage inductance (L_{pl})</th>
<th>4.5 uH</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum Voltage of snubber capacitor (V_{sn})</td>
<td>190 V</td>
</tr>
<tr>
<td>Maximum snubber capacitor voltage ripple</td>
<td>5 %</td>
</tr>
<tr>
<td>Snubber resistor (R_{sn}) =</td>
<td>33.1 kΩ</td>
</tr>
<tr>
<td>Snubber capacitor (C_{sn}) =</td>
<td>9.2 nF</td>
</tr>
<tr>
<td>Power loss in snubber resistor (P_{sn}) =</td>
<td>1.1 W (In Normal Operation)</td>
</tr>
<tr>
<td>Peak drain current at V_{DC}^{max} (I_{ds}) =</td>
<td>1.75 A</td>
</tr>
<tr>
<td>Max Voltage of C_{sn} at V_{DC}^{max} (V_{sn2}) =</td>
<td>172 V</td>
</tr>
<tr>
<td>Max Voltage stress of MOSFET (V_{ds}^{max}) =</td>
<td>547 V</td>
</tr>
</tbody>
</table>

The snubber capacitor and snubber resistor are chosen as 10nF and 33kΩ, respectively. The maximum voltage stress on the MOSFET is designed to be 84% of 650V BVdss voltage of the FSDM07652R. The actual V_{ds}^{max} would be lower than this.
12. Design Feedback control loop

Control-to-output DC gain =
Control-to-output zero (\(w_z\)) = \(5000\) rad/s \(\Rightarrow\) \(f_z\) = \(796\) Hz
Control-to-output RHP zero (\(w_{rz}\)) = \(694765\) rad/s \(\Rightarrow\) \(f_{rz}\) = \(110,631\) Hz
Control-to-output pole (\(w_p\)) = \(2153\) rad/s \(\Rightarrow\) \(f_p\) = \(343\) Hz

Voltage divider resistor (\(R_1\)) = 5.6 kΩ
Voltage divider resistor (\(R_2\)) = 18 kΩ
Opto coupler diode resistor (\(R_D\)) = 1 kΩ
KA431 Bias resistor (\(R_{bias}\)) = 1.2 kΩ
Feedback pin capacitor (\(C_p\)) = 33 nF
Feedback Capacitor (\(C_T\)) = 47 nF
Feedback resistor (\(R_F\)) = 1.2 kΩ

Feedback integrator gain (\(w_i\)) = \(11398\) rad/s \(\Rightarrow\) \(f_i\) = \(1,815\) Hz
Compensator zero (\(w_m\)) = \(3129\) rad/s \(\Rightarrow\) \(f_m\) = \(498\) Hz
Compensator pole (\(w_p\)) = \(10101\) rad/s \(\Rightarrow\) \(f_p\) = \(1,608\) Hz

The control bandwidth is 4kHz. Since the crossover frequency is too close to the corner frequency of the post filter (\(f_0\)=7.2 kHz), the controller is designed to have enough phase margin when ignoring the effect of the post filter.
Design Summary

- For the FPS, FSDM07652R is chosen. This device has a fixed switching frequency of 66kHz. Startup and soft-start circuits are implemented inside the device.
- To limit the current, 10 ohms resistors (R_a and R_damp) are used in series with D_a and D_{R5}. These damping resistors improve the regulations of the very lightly loaded outputs.

Figure 17 shows the final schematic of the flyback converter designed by FPS Design Assistant.
Experimental Verification

In order to show the validity of the design procedure presented in this paper, the converter of the design example has been built and tested. All the circuit components are used as designed in the design example and the measured transformer characteristics are shown in table 3.

Figure 18 shows the FPS drain current and DC link voltage waveforms at the minimum input voltage and full load condition. As can be seen, the maximum peak drain current ($I_{ds\,\text{peak}}$) is 2A and the minimum DC link voltage ($V_{DC\,\text{min}}$) is about 90V. The designed values are 2.01A and 92V, respectively.

Figure 19 shows the FPS drain current and voltage waveforms at the minimum input voltage and full load condition. As designed, the maximum duty ratio ($D_{\text{max}}$) is about 0.5 and the maximum peak drain current ($I_{ds\,\text{peak}}$) is 2A.

Figure 20 shows the FPS drain current and voltage waveforms at the maximum input voltage and full load condition. The maximum voltage stress on the MOSFET is about 520V, which is lower than the designed value (547V). This is because of the lossy discharge of the inductor or the stray capacitance. Another reason is that the power conversion efficiency at the maximum input voltage is higher than the estimated efficiency used in step-1.

As calculated in design step-4, the converter operates at the boundary between CCM and DCM under the maximum input voltage and full load condition (The maximum DC link voltage guaranteeing CCM at full load was obtained as 375V in design step-4).

Figure 21 shows the current and voltage waveforms of the first output (3.3V) rectifier diode. The maximum reverse voltage of this diode was calculated as 20V in step-9 and the measured value is 23V.

Table 4 shows the line regulation of each output. 3.3V and 5V output shows ±3% and ±4% regulations, respectively.

Figure 22 shows the measured efficiency at the full load condition for different input voltages. The minimum efficiency is about 73% at the minimum input voltage condition better than the 70% target efficiency specified in step-1.

<table>
<thead>
<tr>
<th>Core</th>
<th>EER3530 (ISU ceramics)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Primary side</td>
<td>682 uH @ 70kHz</td>
</tr>
<tr>
<td>inductance</td>
<td></td>
</tr>
<tr>
<td>Leakage</td>
<td>4.5 uH @ 70kHz with all other windings shorted.</td>
</tr>
<tr>
<td>Resistance</td>
<td>0.76 Ω</td>
</tr>
</tbody>
</table>

Table 3. The measured transformer characteristics
Figure 21. Current and voltage waveforms of the first output (3.3V) rectifier diode at 265Vac and full load condition (time : 5us/div)

Table 4. Line regulation of each output at full load condition

<table>
<thead>
<tr>
<th>Input voltage</th>
<th>Vo1 (3.3V)</th>
<th>Vo2 (5V)</th>
<th>Vo3 (12V)</th>
<th>Vo4 (18V)</th>
<th>Vo5 (33V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>85Vac</td>
<td>3.21 V</td>
<td>5.18 V</td>
<td>12.88 V</td>
<td>19.7 V</td>
<td>35.7 V</td>
</tr>
<tr>
<td></td>
<td>-2.7 %</td>
<td>3.6 %</td>
<td>7.3 %</td>
<td>9.4 %</td>
<td>8.2 %</td>
</tr>
<tr>
<td>115Vac</td>
<td>3.21 V</td>
<td>5.14 V</td>
<td>12.77 V</td>
<td>19.4 V</td>
<td>34.6 V</td>
</tr>
<tr>
<td></td>
<td>-2.7 %</td>
<td>2.8 %</td>
<td>6.4 %</td>
<td>7.8 %</td>
<td>4.8 %</td>
</tr>
<tr>
<td>145Vac</td>
<td>3.21 V</td>
<td>5.11 V</td>
<td>12.67 V</td>
<td>19.2 V</td>
<td>34.1 V</td>
</tr>
<tr>
<td></td>
<td>-2.7 %</td>
<td>2.2 %</td>
<td>5.6 %</td>
<td>6.7 %</td>
<td>3.2 %</td>
</tr>
<tr>
<td>175Vac</td>
<td>3.21 V</td>
<td>5.09 V</td>
<td>12.57 V</td>
<td>19.1 V</td>
<td>33.8 V</td>
</tr>
<tr>
<td></td>
<td>-2.7 %</td>
<td>1.8 %</td>
<td>4.8 %</td>
<td>5.9 %</td>
<td>2.4 %</td>
</tr>
<tr>
<td>205Vac</td>
<td>3.21 V</td>
<td>5.08 V</td>
<td>12.52 V</td>
<td>19.0 V</td>
<td>33.6 V</td>
</tr>
<tr>
<td></td>
<td>-2.7 %</td>
<td>1.6 %</td>
<td>4.3 %</td>
<td>5.4 %</td>
<td>1.9 %</td>
</tr>
<tr>
<td>235Vac</td>
<td>3.21 V</td>
<td>5.07 V</td>
<td>12.48 V</td>
<td>18.9 V</td>
<td>33.5 V</td>
</tr>
<tr>
<td></td>
<td>-2.7 %</td>
<td>1.4 %</td>
<td>4.0 %</td>
<td>5.1 %</td>
<td>1.6 %</td>
</tr>
<tr>
<td>265Vac</td>
<td>3.21 V</td>
<td>5.06 V</td>
<td>12.47 V</td>
<td>18.9 V</td>
<td>33.5 V</td>
</tr>
<tr>
<td></td>
<td>-2.7 %</td>
<td>1.2 %</td>
<td>3.9 %</td>
<td>5.1 %</td>
<td>1.4 %</td>
</tr>
</tbody>
</table>

Table 4. Line regulation of each output at full load condition

Figure 22. Measured efficiency
by Hang-Seok Choi / Ph. D
FPS Application Group / Fairchild Semiconductor
Phone : +82-32-680-1383 Facsimile : +82-32-680-1317
E-mail : hschoi@fairchildsemi.co.kr

Fairchild Power Supply WebDesigner—Flyback Design & Simulation - In Minutes at No Expense

DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com